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Abstract
In Software Engineering simulators are typically used for Software Performance En-
gineering (SPE). It is important that the simulations are accurate in order to allow
engineers to predict the performance in detail.
Palladio is one of these approaches. Currently, Palladio only supports single-core CPU
simulators, but there is also an auxiliary approach for multicore simulation. The main
problem of this approach is the huge inaccuracy, which is about 74% with 16 cores. This
bachelor thesis aims to investigate and improve Palladio’s performance in hardware CPU
simulation and performance prediction.
This work presents a new approach for connecting a multicore CPU simulator to Palladio
to improve the simulation accuracy. The result of this thesis is a conceptual implemen-
tation of an embedded multicore CPU Simulator in Palladio to enable more accurate
multicore performance predictions.
The presented approach enables Palladio to connect to a multicore simulator called
MaxSim via a Java prototype, but the predictions aren’t more accurate in general. With
a mean speedup deviation of 67.81% at 16 cores, the simulation is only slightly more
accurate for the tested system.
iii

Kurzfassung
Softwareingenieure verwenden in der Regel Simulatoren für das Software Performance
Engineering (SPE). Die Simulationsergebnisse müssen dabei genau sein, damit die
Ingenieure die Leistung detailliert vorhersagen können.
Palladio ist eines der Tools, welches für SPE eingesetzt wird. Aktuell unterstützt Palladio
nur Single-Core CPU-Simulatoren, allerdings existiert auch ein Behilfs-Ansatz für die
Multicore-Simulation. Das Problem des Ansatzes ist die enorme Ungenauigkeit, welche
bei 16 Cores rund 74, 48% beträgt. Diese Bachelorarbeit zielt darauf ab, die Leistungs-
fähigkeit von Palladio bei der Abbildung komplexer Architekturen auf Hardwaremodelle
und die Genauigkeit der Leistungsprognosen zu untersuchen.
In dieser Arbeit wird ein neuer Ansatz zur Anbindung eines Multicore-CPU-Simulators
an eine bestehende Palladio-Komponente vorgestellt, um die Simulations-Genauigkeit
für Multicore Leistungs-Prognosen zu verbessern.
Der Vorgestellte Ansatz konnte mittels MaxSim und ProtoCom umgesetzt werden, jedoch
sind die Vorhersagen im allgemeinen nicht genauer. Die Leistungsprognose ist mit einer
mittleren Abweichung der Beschleunigung von −67, 81% bei 16 Cores, für den getesteten
Fall lediglich unwesentlich geringer.
v
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Glossary
Actors Model is a model for concurrent programs. The term “actuators” is introduced
for the concurrent units. A fundamental concept of this model is the exclusively
message-based communication of the actuators.
CPU Simulator A CPU simulator is a software that represents a CPU by a configuration.
Different types of inputs can be used, which are analyzed by the simulator on
a very detailed level. As output detailed information about the target CPU is
provided.
Model-Driven Performance Prediction Includes all techniques to analyze the perfor-
mance properties of software using formal models. The aim is to enable the
evaluation of the performance at a leading development time of a software.
Model-Driven Software Development Model-Driven Software Development includes
all techniques to design software based on formal models and to generate from
this source code. A primary goal is the automation of the software development
process [1] .
OpenMP is a specification of translator directives, library functions and environment
variables. The goal of OpenMP is to provide a standard for programming parallel
computers with a common address space, using C, C++, and FORTRAN. OpenMP
extends these sequential languages by constructs for the distribution of work [2,
p.125].
Palladio Component Model Meta-model for the description of component-based soft-
ware systems with focus on performance-relevant aspects [3, p. 16] .
Parallelism Means that several independent calculation streams are processed simulta-
neously. Distribution can create this parallel processing to several computers or
processor cores. The concept of concurrency includes parallelism.
xv
Software-Model All the formal models that represent software on an abstract level.
The individual models cover different aspects of the software and are created using
a modeling language such as the Unified Modeling Language (UML).
Software-System Describes all software components, their organization and external
dependencies.
Target System is the system, which is supposed to be simulated.
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Chapter 1
Introduction
Software development is becoming faster, more reliable and stable, while complexity is
increasing. This matter is only possible due to our engineering tools, which allows us to
simulate projects even when they’re in an early state. All kind of problems can be found
before the system is built. In many cases Model-Driven Software Development is used.
Performance problems are one of the most common issues. The early prediction of the
system performance helps software companies to prevent performance problems during
runtime and save lots of time, resources and therefore money.
First of all the existing problem is introduced in this chapter (see Section 1.1). In
particular, the questions why it is a problem and why nobody has solved it yet are dealt
with. In the following, the idea and the resulting advantages are listed (see Section 1.2).
Also, the research questions of this thesis are also defined there. Finally, Section 1.3
describes the method that defines the scientific procedure. In this section, work parts
are defined, which are processed successively.
1.1. Problem
Existing approaches are limited to single-core hardware [9]. Until 2005 this wasn’t a
big issue, but now CPUs can’t build much faster (cf. Figure 1.1) [10], so the engineers
decided to simply use more cores. Figure 1.1 shows the existing connection between the
number of translations and the CPU clock speed. Until 2003 the transistor curve and
the clock speed looks almost the same, but in 2005 the clock speed seems to stop on
roundabout 5, 000 MHz. The number of translations is still increasing, but the velocity
stagnates.
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Figure 1.1.: Processor-Trend of 40 Years [10],[11]
Figure 1.1 graphs the history of Intel chip introductions by clock speed and the number
of transistors. The number of transistors continues to climb, at least for now [10]. Rupp
[11] continues the data collection.
There’s no way to get quicker CPUs, so the only possibility is using more of them. At this
point, this thesis gets significant because it isn’t possible to use multi-core hardware in
Palladio up to now.
1.1.1. First Problem – Upscale
In 2017, Frank, Staude, and Hilbrich [12] showed a simulation approach to use hardware
with up to 16 CPU cores [12]. The following Figure 1.2 shows that there’s massive
spread between prediction and reality (off by 63% for 16 cores) (Own measurements
showed a speedup deviation of 74, 48%, see Table 6.4). So the current approach isn’t able
to generate high accuracy performance predictions of complex architectures, by using
Model-Driven Performance Prediction.
This problem is caused by the linear scaling of the power prediction in the previous
approaches. Reality has shown that multicore and multithread systems do not achieve a
linear speedup. This has a strong correlation with Section 1.1.2.
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Figure 1.2.: Difference between Reality and Prediction (Speedup) [12, fig. 1].
1.1.2. Second Problem – Ignore Overhead
This problem is already partially recognizable in Section 1.1.1. The problem of the
non-linear scale-up shows there is mostly due to the not considered overhead, which
results from the distribution on several threads and cores.
Frank and Hilbrich [13] shows there’s not only the CPU processing speed needed for an
accurate performance prediction. It’s also necessary to use the CPU cache-size, cache-speed
and cache-level for the calculation.
1.2. Idea & Benefit
In order to solve the problems (see Section 1.1.1 and Section 1.1.2), the hardware
must be investigated on a lower level. This consideration of such a detailed hardware
level can only be done by CPU simulation. CPU simulators are used to design new
microarchitectures and to predict benchmarks with relatively high accuracy [14]. These
characteristics qualify them for this study. This leads to the first research question: (Q1)
Which CPU multi-core simulators are available?
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To ensure the solution of both problems, the CPU simulators have to be analyzed.
Besides, all necessary features have to be available. This leads to the second research
question: (Q2) What are their advantages and disadvantages?
To obtain the data for simulation Palladio is still necessary. Thus a method has to be
found to connect Palladio with the CPU simulator, which leads to the third research
question: (Q3) Is it possible to connect these simulators to Palladio?
If the CPU simulator is connected to Palladio, many performance values can be collected.
The most important value is the execution time because the idea can be compared to
the previous approach. This leads to the fourth research question: (Q4) If so, are the
predictions more accurate?
This work is based on the findings of the paper [12], especially on the underlying
bachelor thesis of [15]. The approaches presented in this thesis are compared to the
results of these two studies.
The target of this work is an analysis of the ability to predict detailed performance values
of multicore processor systems using a CPU simulator and Palladio.
So, this work presents an approach to connect Palladio with a dedicated multi-core simu-
lator and evaluate its capability for performance predictions. Therefore, the challenge is
to connect an accurate multi-core simulator which allows us to use advanced hardware
models to create performance predictions of complex architectures.
As is generally known, most newly manufactured processors are multicore processors,
only micro-controllers are usually delivered as single core CPUs. Without this approach of
simulating this hardware, Palladio could not be used as usual for performance prediction.
In most cases, a misprediction of up to 65% is not acceptable. This thesis provides an
approach that allows software developers to simulate modern software architectures
with multicore hardware in Palladio. Thus, a resulting advantage is that the expensive
hardware does not have to be purchased. Additionally, the performance prediction of
multicore systems becomes more accurate.
In this way, time and money can be saved, which the developers can use for planning
safe and reliable software systems.
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1.3. Method
This section outlines the methodology. The following parts give an overview of this
method.
I Part – Search for CPU Simulators:
To answer the first research question (Q1) (cf. Section 1.2), it is necessary to search for
available CPU multicore simulators.
The following search engines were used to get started in literature research:
• https://scholar.google.de
• https://stg.ibs-bw.de/aDISWeb/
• https://ieeexplore.ieee.org
• https://www.researchgate.net
• https://www.sciencedirect.com
Keywords like “cpu simulator” or “cpu multicore simulator” have been used to start the
research on this field.
After the structured keyword search, the simulators list was extended by further literature
research using the snowball system method [16]. Thus some alternatives could be
found.
II Part – Requirements and Selection:
In this part of the method, the requirements of the simulators are analyzed. As a result,
a priority list is created. By creating pro and contra arguments, the simulators are placed
in the priority list. Connection criteria, which are noticeable during the analysis, lead to
the exclusion of the respective simulator.
This part provides results for the second research question (Q2) (cf. Section 1.2). It is
presented in this thesis in Chapter 3.
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III Part – Palladio Analyzation:
In the third step, Palladio is analyzed. All extensions such as analyzers are also taken
into account. Extensions with high potential are recorded and noted for the connection
concept. To prevent unpredictability, at least two extensions are selected. This step is
presented in this thesis in Chapter 4.
IV Part – Connection:
The fourth part of the method involves connecting the two components that were
previously identified in step two and step three.
CPU Simulator Models PCM-Instance Palladio Extension 
component
speciﬁcation
system
model 
resource
environment
model 
allocation
model 
usage model ?
Figure 1.3.: Goal of this Approach
Figure 1.3 shows the planned approach, which outputs performance predictions in the
last step. This part of the method closes the gap between Palladio and a CPU simulator.
Should problems occur in this step, the alternatives are connected.
This provides an answer to the third research question (Q3) (cf. Section 1.2). It is
presented in this thesis in Chapter 5.
V Part – Evaluation:
In the fifth part, the evaluation of the approach is made. This includes setting up the
metrics and then executing case studies or benchmarks. In this thesis the Bank Account
Estimation benchmark is used to validate the approach (see Section 2.4). It offers
the advantage that results are already available. Which were measured on dedicated
hardware as well as in Palladio?
Subsequently, the results are collected and evaluated. This evaluation of the results
provides the answer to the fourth research question (Q4) (cf. Section 1.2).
This step is presented in this thesis in Chapter 5 and Chapter 6.
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Chapter 2
Foundations and State of the Art
This chapter contains the foundations which are necessary for the understanding of the
approach to solve the problem (see Section 1.1) and furthermore it describes the current
state of the art.
Thereby the actual architecture of a multi-core CPU is taken into account. Section 2.1
gives a short overview of the existing Multi-Core CPUs and their memory design. Af-
terwards the Palladio approach and the core of Palladio, the PCM (see Section 2.2.1)
is introduced. The following section (see Section 2.3) introduces Palladio Bench, the
prediction tool for Palladio.
Section 2.4 presents the Bank Account Estimation Benchmark. This benchmark repre-
sents a real scenario, which was already tested on dedicated hardware.
Finally, in Section 2.5 the different CPU simulator types are introduced and differenti-
ated.
2.1. Multi-Core CPU – Architecture
In this section, several CPU architects are introduced to give a better idea of their
differences. Especially memory architectures have a high impact on performance. Due
to the second problem (cf. Section 1.1.2), which is examined in this paper, CPU cache
designs are introduced here.
There are various variants of implementation for the realization of multicore processors,
which differ in the number of cores, the size and arrangement of the caches, the
access opportunities available for the cores to the caches, and the use of heterogeneous
components. At the moment there are three different architecture models used, which
can also have hybrid forms [17].
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For instance a Hierarchical Design (see Section 2.1.1). There are a number of other
designs, but they are excluded by the predefined benchmark. These include for example
the Pipeline Design (see [2, p.8]) or Array Designs (see Figure 2.1), including the Network
based Design (see [2, p.9]).
Figure 2.1.: Multi-Core Memory Design Spectrum [17, fig. 9]
2.1.1. Hierarchical Design
This work will focus on multicore CPUs with a hierarchical memory design since such a
memory design was used to collect the measurement data in the thesis of Staude [15].
In general, single CPUs were kept very simple and only connected to a memory block
and a collection of other I/O devices. Through further optimization and research, then
it turns out that this layout makes it necessary to wait an unduly long time for data from
memory ( 100 ns roundtrip). These problems were solved by the chip manufacturers
with the help of multi-level caches directly on the chip. Usually, the first cache (L1) has
an average time of 0, 5 ns and the level 2 cache (L2) one of 7 ns. The latency is always
longer, for the next cache level [18].
For the production of multicore processors, the communication between the individual
cores is also essential, so a three-level cache architecture as shown in Figure 2.2 is
used.
In a hierarchical design, multiple processor cores share multiple caches that are arranged
in a tree-like structure, whereby the size of the caches increases from the leaves to the
root [2, p.8]. The root represents the connection to the main memory. Each core owns
an individual L1-Cache, but can also share an L2-Cache or L3-Cache with other processor
cores. Furthermore, all processor cores can access the shared external main memory
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(RAM), which results in a three- or four-level hierarchy [2, p.8]. This design can be
extended to as many levels as desired, which is shown in Figure 2.1(a).
L3 or Last Level Cache (LLC)
Core
L1 D L1 I
L2
Core
L1 D L1 I
L2
Core
L1 D L1 I
L2
Core
L1 D L1 I
L2
Core
L1 D L1 I
L2
Core
L1 D L1 I
L2
Core
L1 D L1 I
L2
Core
L1 D L1 I
L2
Figure 2.2.: Haswell Octa-Core Microprocessor Cache (cf. [19])
Figure 2.2 is the block diagram, which shows the hierarchical memory design of a
Haswell architecture [19]. This design is introduced here to meet the hardware require-
ments of Section 3.2.1.
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2.2. Palladio
Palladio is a modeling and analysis approach of software architecture [9, p.9]. It
focuses on the prediction of quality attributes. Saving costs by analyzing the software
architecture in every design state, is one of the main ideas of Palladio. Thus Palladio1 is
an analysis tool which evaluates software with regard to reliability and maintainability.
Section 2.2.1 presents a introduction to the PCM. Afterwards Section 2.3 shows which
prediction possibilities are given by the Palladio bench.
2.2.1. Palladio Component Model (PCM)
The PCM is the main part of Palladio. All Software-Models are combined in it: (1) the
component specification, (2) the assembly model, (3) the allocation model and (4) the
usage model. The advantage of all these different types of models is the possibility to
work almost parallel since different experiments are required to create the models at
all.
Figure 2.3 shows the roles of these 4 developers [20]. In the PCM, each of the roles
is responsible for a particular submodel of a system specification [21, p.69]. The
Component Developer creates the component specification. The Software Architect is
creating the assembly model, called Software-System in Figure 2.3. The System Depoyer
is creating the allocation model, witch is mapping components to resources. Lastly, the
Domain Expert, is creating the usage model.
Figure 2.3.: Elements of the PCM [20, fig. 2.1] (cf. Figure 2.5)
1https://www.palladio-simulator.com/home/ (October 12, 2018)
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2.3. Performance Prediction using Palladio Bench
Palladio Bench is a tool, which allows the different engineers to compose the different
partial models and to build the PCM instance. Moreover it enables various performance
analysis of the PCM. In the following the Palladio approach, Palladio Bench and the
PCM are explained more detailed. Palladio Bench is a software architecture tool, which
allows us to simulate large software architectures and map them to dedicated hardware
[9]. In general, there are several ways to model systems and components. The Palladio
approach is using five separate created models. To build a detailed model of the whole
software system, Palladio Bench allows all kinds of engineers like component developers,
software architects, system developer or domain experts to contribute there work in the
PCM. The result is a meta-model (PCM-instance), which can be used for example for
several performance simulations (see Figure 2.4)[9].
Figure 2.4.: Multiple partials models constitutes an instance of the PCM, for wich
Palladio provides transportations to different analysis models [9].
Figure 2.4 shows the partial models of the Palladio Component Model instance and all
the opportunities of analysis tools and other plugins.
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During the early development stages of a software system, Quality of Service (QoS)
analysis and prediction are an essential factor for the construction of high quality,
dependable and trustworthy systems [22]. Palladio is also responsible for this kind
of analysis and prediction [23]. Palladio Bench allows the QoS architects to use the
Palladio approach. Palladio is capable of predicting several different quality attributes
and metrics [9, p.9].
Not only performance relevant attributes can be collected with Palladio, but also at-
tributes of reliability can be obtained. Thereby the reliability analysis is supported by
the specification of component related information like Mean Time To Failure (MTTF)
and Mean Time To Recover (MTTR) [9, p.11].
Hence, response time, throughput and resource utilization are performance attributes.
On the other hand, probability of failure on demand and failure rate are reliability
attributes.
Why these performance attributes are important criteria for good software, is described
below:
Response Time: The response time of a system is the time it takes between sending a
request to the system and getting the corresponding response [9, p.9]. Quick response
times are also crucial for the system. Especially for web applications are minimal
response times essential.
Throughput: The Throughput is a metric which describes the number of requests the
system can handle per time. It is the main indicator for the system scalability. In general
the Throughput is response time independent [9, p.9].
Resource utilization: Resource utilization is the fraction of the time a hardware
resource spends processing requests on the system. This attribute is essential because
many systems have bottlenecks and can’t use their full capacity because of this limiting
components [9, p.11]. Reussner et al. [9] recommends keeping resource utilization
below 80% to avoid potential problems.
Probability of failure on demand: The probability of failure on demand specifies the
probability that a request to the system will result in a failure of the system [9, p.11].
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Failure rate: The failure rate denotes the overall failure rate, depending on the overall
usage of the system [9, p.11].
This is caused by the fact that the thesis is an pursuing work of Frank, Staude, and
Hilbrich [12] who also analyzed the response time. So there results can be compared
with the results of the approach of this thesis.
2.3.1. Current State of Resource Environment Models
This section shows the current state of the art of the resource environment inside
Palladio.
To understand why this work is relevant, we have to take a look at the current situation.
Palladio Bench offers the possibility to create resource environments, but users have to
specify the multicore processor by a workaround. The workaround interprets the multi-
core processors identically to the single-core processors, which, as already mentioned,
results in a massive inaccuracy in the prediction.
Another problem of the Resource Environment Model is that only the processor speed
can be specified. All other information regarding CPU architecture and cache sizes is
neglected.
Equation (2.1) shows how to calculate the needed time of a task that requires a certain
time demand for a certain number of calculation cycles. In this case the processor has a
speed of 3 GHz = 3 ∗ 109 cycles/s and the Resource Demand is 1, 5 ∗ 109 cycles, we get
a resulting execution time of 0, 5 seconds (see Equation (2.1); cf. [24, ex.1]).
(2.1)
3 ∗✟✟109
1
cycles
s
= 1, 5 ∗✟
✟109
t
cycles
s
3
1
cycles
s
= 1, 5
t
cycles
s
t = 1 s ∗ 1, 5✘✘
✘cycles
3✘✘✘cycles
t = 0, 5 s
2.3.2. Analysis Tools
This section, presents the possibilities for performance prediction on Palladio Bench
usage. Figure 2.4 has already shown a list of Analysis Tools, but there was no information
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about the use-case they are made for. The Figure 2.6 offers a flow chart of the choosing
process for the right tool.
Figure 2.5.: PCM: Process [25, fig. 1])
The Figure 2.5 helps to categorize the analysis extensions of Palladio. The first group
is based on analyzers with stochastic functions. The second group is made up of
analyzers based on Queuing Network Models. The third group is responsible for creating
performance prototypes and the analyzers of the last category can create Java code
skeletons.
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Figure 2.6.: selection process of analyzing approach [9]
The followed path of choices in Figure 2.6 is because this thesis doesn’t analyze self-
adaptive systems, but don’t want to neglect overhead prediction issues. Besides, distri-
butional response time is required, and the approach should be as accurate as possible.
Resulting from the choosing process SimuCom is the simulation approach this Thesis
have to extend.
2.3.3. How to use analysis tools on Palladio Bench?
Palladio Bench is made for analysis of software architectures. Therefore it is necessary
to install Palladio Bench first2. For the test cases (see Section 2.4) The Palladio add-on
2Download Palladio Bench: https://www.palladio-simulator.com/tools/download/
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Exact Schedulers3 is required. This Thesis presents an approach that replaces the Palladio
add-on Exact Schedulers.
After finishing the installation, the modeling part starts. The first diagram is called
repository diagram, and it includes all software components and their provided and
required interfaces. Each component includes an own activity diagram. There we have
to define the inner component process. This subdiagram is called SEFFCompartment.
In the second step, we are creating an assembly diagram. It shows all involved systems
and which components they are using.
In the third step we create an resource environment diagram. In this diagram, we are
definding all available hardware nodes (system container) and there internal hardware
components, like the CPU or HDD. The main changes of this Thesis will be necessary
in this field. However, it is currently possible to set up some properties of the CPU. For
example, through the Exact Schedulers add-on, it is possible to use the scheduling policy
of Linux 2.6. Moreover, it is possible to set up the number of replicas. The number of
cycles per milliseconds gives the processing rate.
In the next step, the creation of the allocation diagram is taking place. In this diagram,
it is necessary to define which components are hosted on which resource container.
Last but not least, the usage model diagram is created in the fifth step. It shows the
entire usage scenario of the simulated experiment.
After modeling the system, the actual simulation configuration can start. Therefore
we’re creating an new run config at the SimuBench section. At the “architecture models”,
section the allocation and usage diagram has to be referred. At the simulation tab, the
customer can choose the Simulator. In this thesis, we will use the SimuCom Simulator
which is a process-driven simulator. In the “stop condition” section it is necessary to set
a maximum measurement count and a maximum simulation time. By hitting the run
button, the simulation starts.
3Palladio add-on Exact Schedulers:
https://sdqweb.ipd.kit.edu/wiki/Exact_Schedulers
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This section handles the “Bank Account Estimation” Benchmark4, which was created by
Stefan Staude (see [15]). This case study is good for parallel execution. Additionally
the account balances have to be kept in the cache as long as possible. Therefore the
influence of the cache on the parallel calculation can be analyzed.
However, the benchmark is a well-known example, so the main features of parallelization
have not been recreated. Section 2.4.1 shows the default implementation of this use
case.
For multicore, the Bank Account Estimation scenario Stefan Staude implemented two
different approaches. The first approach is the Actors Model (see Section 2.4.2). There-
fore Staude [15] used the akka-actor5 toolkit. The second approach is OpenMP (see
[15]). Each approach includes an Java project and an adapted Palladio project.
Since the two approaches hardly differ in the context of this thesis, only the Actors
approach is considered for the sake of simplicity. Moreover, the OpenMP example shows
problems because all transactions have to be specified at the beginning to be assigned to
one of the threads [15, p.16].
2.4.1. Single Core Project
For singlecore scenario only the Palladio project is given. Each model type is presented
in the following section.
Repository Diagram
The Repository Diagram is given by Figure 2.7. It shows the repository specification of
the Bank Account Estimation.
The repository contains three primary components and their interfaces. These include
the ExperimentHandler, which defines the experiment and, according to the interface,
triggers a certain number of transactions.
Transactions are specified in the basic component Transactions. It is possible to execute a
transaction, which is given in the ITransaction Interface. In order to execute a transaction,
4Updated version: https://github.com/Sebastian-G/BankAccountEstimation
5Maven package link: https://mvnrepository.com/artifact/com.typesafe.akka/akka-actor_2.12/2.5.14
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account information is required. The Accounts can make deposits and withdrawals,
whereas the exact procedures are defined in the Service Effect Specification (SEFF).
Figure 2.7.: Repository Diagram of Bank Account Estimation - Singlecore
Assembly Diagram
Figure 2.8a shows the assembly diagram. The assembly model is quite obvious and
already almost given by the repository model.
The main reason for this is, that more complex software consists of multiple interacting
systems, which makes the assembly model an essential part of the PCM input.
In this case, this is straight forward. Hence, the defaultSystem provides a Experiment-
Manager interface, which is provided by the ExperimentHandler. The ExperimentHandler
requires the Transaction interface and the Transaction assembly requires an Accounts
interface.
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(a) Assembly Diagram (b) Resource Environment Diagram
Figure 2.8.: Assembly and Resource Environment Diagram of Bank Account Estimation -
Singlecore
Resource Environment Diagram
Figure 2.8b shows the resource environment diagram of the singlecore project. There is
only one single-core CPU on the server, and the disk resource is not specified.
The unique thing in this model is the use of the Palladio add-on Exact Scheduler. This
allows detailed scheduling similar to Linux. The name of the scheduler is Linux 2.6.
Inside the Scheduler, the processing rate is assumed to be 1 cycle
ms
.
The processing rate, on the other hand, is specified in WorkUnits per second.
For the sake of simplicity, this benchmark assumes that no hardware errors occur, so
MTTF and MTTR are zero for this CPU.
Happe [26] defined the time unit used for its Exact Scheduler add-on as 1 ms for the
resource demand specifications. Each run is followed by a notification:
WARNING: Note that the used exact scheduler Linux 2.6.22 assumes that
resource demands are specified in milliseconds.
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Allocation Diagram
Figure 2.9a shows the allocation diagram. It is not more spectacular, for this benchmark
than the assembly model, because there is only one server assumed. Thus all components
are hosted on this server.
(a) Allocation Diagram (b) Usage Model Diagram
Figure 2.9.: Allocation and Usage Model Diagram of Bank Account Estimation - single
threaded Palladio project
Usage Model Diagram
Figure 2.9b shows the usage model diagram. The usage model contains all the informa-
tion for running the scenario. In this case, there’s only one user involved and no think
time needed. The activity shows the simulateTransactions call. For performance reasons,
the Bank Account Estimation scenario was scaled down to 500 transactions instead of
2.000.000 [15].
Staude [15] has already found out in his thesis that the bank account estimation scenario
in Palladio cannot take into account so many transactions.
2.4.2. Multicore Project - Actors Model
This section, describes the implementation of the actor model more detailed.
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The Actors Model and OpenMP hardly differ from each other in the context of this work.
Therefore the Actors Model is used as an example. For the general implementation
the akka Toolbox was used by Staude [15] to implement the Actors model. However,
he criticized his choice because the Akka framework has a high overhead and the
implementation is not optimal [15, p.40].
Repository Diagram
This paragraph shows the repository diagram of multicore actors model.
For the modeling of the multicore project, Staude [15] made a change at the repository
diagram. As a result, the accounts component was summarized in the transaction com-
ponent. In the SEFF of the executeTransactions method, the total resource requirement
of a successful or failing transaction is now specified in the corresponding branch. This
served primarily to reduce the modeling effort. The SEFF for the simulateTransactions
method contains a fork action, which contains several loops in a parallel context, depend-
ing on the degree of parallelization. Only the number of iterations changes according to
the distribution of the total number of transactions [15, p.32].
Figure 2.10.: Repository Diagram of Bank Account Estimation - two core actors model -
Palladio project
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Figure 2.10 shows the repository for two threads. More thread applications only differ
by the number of required ITransaction Interfaces. In this case there are two because of
the number of threads.
Figure 2.11.: SEFF Diagram for executeTransaction() of Bank Account Estimation - multi-
core actors model - Palladio project
The SEFF diagram of the Transactions base component, see Figure 2.11, shows the
activity’s behind an transaction execution. Figure 2.11 is independent of the number of
threads, so all actors multicore cases are using the same SEFF diagram. The resource
demands was defined by Staude [15], using an calibration measurement. In this model,
the resource demand is specified in ms per WorkUnit [15].
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Figure 2.12.: SEFF Diagram for simulateTransaction() of Bank Account Estimation - two
core actors model - Palladio project
Figure 2.12 shows the SEFF diagram of the transaction simulation. Therefore the number
of transactions gets divided by the number of threads. In this specific case, there are
two threads.
Assembly Diagram
This paragraph shows the of the multicore actors model. Figure 2.13a is the assembly
diagram of the two core realization. Each core handles his transactions, that is the
matter why there are two Assambly_Transactions. So if there are more cores the number
of Assambly_Transactions is adapted.
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(a) Assembly Diagram (b) Allocation Diagram
Figure 2.13.: Bank Account Estimation - two core actors model - Palladio project
Allocation Diagram
Figure 2.13b shows the allocation diagram of the two threaded system. The Experimen-
tHandler and all Transactions run on the server. Depending on the number of threads,
the number of containing Transactions changes.
Resource Environment and Usage Model Diagram
The resource environment diagram and usage model diagram are almost the same as the
single-core project ones. Figure 2.8b shows the resource container, which includes the
CPU. By changing the Number of Replicas it is possible to change the project to multicore.
For example 2 for two or 16 for a sixteen threaded CPU. Figure 2.9b stays always the
same to keep the experiment consistent. Only the transaction count is lowered down to
500 transactions to prevent crashing Palladio [15].
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CPU simulators are very versatile since hardware architects have developed them for
many years. They differ in the type of entry, the calculation method and therefore the
application scope [27].
Figure 2.14.: Simulation of target components [Carl J. Mauer – Computer Sciences
Department – University of Wisconsin]
Figure 2.14 shows the evaluation process by using simulators. The interesting part of
this paper is the target application, which is running on the target system.
The following sections show the different types / dimensions of Simulators [28]:
1. dimension: Functional vs. Timing Simulators (see Section 2.5.1)
2. dimension: Trace-Driven vs. Execution-Driven Simulators (see Section 2.5.2)
3. dimension: User-Level vs Full-System Simulators (see Section 2.5.3)
4. dimension: Cycle-Driven vs Event-Driven Simulators (see Section 2.5.4)
In order to illustrate this more clearly, all listed simulators are classified in all four
dimensions. Thus each simulator receives a trade-off diagram, which briefly describes
its characteristics.
2.5.1. Functional vs. Timing Simulators
The group of functional simulators is a purely functionality testing simulation [27]. For
example, GEMS is a representative of functional simulators [14]. But these type of
Simulators is not suitable for the use-case discussed in this thesis.
In contrast to the Functional Simulators, the Timing Simulators are slow, but they are
also much more accurate. According to [27], the timing approach is up to 25 times
slower, and it is even more intensive on resources. Representatives of the group of timing
simulators are for example Gem5 (see Section 3.1.3) and Sniper (see Section 3.1.1)
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[27]. Most timing simulators are so-called “cycle-level simulators”. Because these types
of Simulators track every clock cycle and this is one of the reasons for longer simulation
time. The specific term for these timing simulators is also “sim-outorder”. However,
understanding the performance characteristics of the software is very difficult if the
simulation is only functional [29].
A subgroup of timing simulators are the interval simulators [30], and Sniper is one of
them. The advantage of this particular type of timing simulator is the combination of
two models. The basic idea behind interval simulation is that the missing events such
as branching mismatches and cache miss dividing the normal command flow through
the pipeline into intervals. Then these intervals are then evaluated separately. This
combination can reduce the simulation time [27].
2.5.2. Trace-Driven vs. Execution-Driven Simulators
Trace-driven simulators are simulators which use a trace as input format. The trace
contains detailed information about the execution. An unavoidable problem results from
this since these trace files can grow very large. However, it is not necessary to emulate
the Instruction Set Architecture (ISA) with this type of simulator [27]. For example
Tejas has this function (see Section 3.1.6).
On the other hand, execution-driven simulators are the most accurate simulators because
they can work very accurately by emulating the ISA and also take errors that occur into
account. An example of such an error is an incorrectly specified code path [27].
Several simulators operate with hybrid approaches, which can be selected according
to the goal of the simulation. However, most simulators are execution-driven, such as
Gem5 (see Section 3.1.3).
2.5.3. User-Level vs Full-System Simulators
User-level or application-level simulators refer to the application level, so all the operat-
ing system calls are neglected.
Full-system simulators are made to take this system calls into account. Through this fact,
the accuracy for software which uses lots of system calls is ways better with full-system
simulators. The disadvantage is that the simulators get heavy [27].
For instance, Gem5 is the leading full-system simulator. However, also MARSSx86 is, for
example, a full-system simulator. Tejas and zsim are user-level simulators which ignore
system calls as far as possible.
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2.5.4. Cycle-Driven vs. Event-Driven Simulators
For this paper the accuracy is the most important factor, that is why cycle-driven
Simulators are the favorite ones. There are some different ways to combine the groups.
On the one hand, the event-driven model and on the other hand the cycle-by-cycle based.
However, the representatives of these groups are not relevant for this work due to their
low profile [27].
However, there are also hybrid models in this dimension, such as the “interval simulation”
model used in Sniper [31].
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Chapter 3
Multi-Core CPU Simulation
This chapter contains all information about the common CPU multicore simulators,
which were found in the course of the literature search. In the first Section 3.1 all
simulators are presented. Compare to (Q1) (cf. Section 1.2). Section 3.2 contains all
data necessary for the simulation start. Finally, the simulators in Section 3.3 will be
evaluated and selected more efficiently. Compare (Q2) (cf. Section 1.2).
3.1. Available Multi-Core Simulators
In this section, the presentation of the multi-core simulators will take place. To be able
to compare different simulators, it is necessary to run all of them on the same platform.
Palladio is running on Linux, MacOS and Windows, so the simulator should support all
of them. This is a critical criteria and reduces the amount of suitable simulators.
After trying to run the first simulators on the latest Linux kernel, version 18.04 LTS,
the plan had to be changed. There are many dependencies too old versions of Gnu
Compiler Collection (GCC) and other packages. The only possible solution for the
platform independence problem is to encapsulate the simulator. This approach is using
Docker1 as virtual machine to ensure the independence. That’s the only way to use the
version sensible simulators.
Docker has lots of possibilities to interact with other software running on the host
machine or the same network. Therefore, Docker is also interesting for future work and
suitable for the automated integration of this approach (see Section 7.2).
1Official Docker webpage: https://www.docker.com (October 12, 2018)
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Most Simulators are based on Intel Pin2 , but there are different versions as well [32].
The following sections provide a brief insight into the simulators.
3.1.1. Sniper
Sniper3 is a multi-core simulator developed by a cooperation between the Ghent Uni-
versity and Intel ExaScience Lab. It is like the most multi-core CPU simulators based
on the Intel Pin Tool (version 2.14− 71313) [32]. The latest version of Sniper (version
6.1) was published in March 2015. It is written in C++ and licensed by CC-Attribution
3.0 Unported. While working on the thesis, a new version of the Sniper Simulator was
published. Version 7.0 was released on 6th of September in 2018.
Figure 3.1.: Sniper: Simulator Tradeoffs
Figure 3.1 shows the categories presented in Section 2.5 and how the distribution within
the four dimensions was chosen in Sniper [33, 28:13]. This shows that Sniper is a timing
based simulator that uses a hybrid cycle simulation model. With this model, additional
cycles can be skipped, which shortens the simulation time. In general, Sniper Execution
is driven and not suitable for Java programs.
According to [34], Sniper is ideal for simulating OpenMP applications [34, p.35]. But
the high-abstraction core model leads to problems. Therefore, Sniper is unsuitable for
modeling all effects of changes at the core level [34, p.35].
To facilitate the interaction, a SimAPI (Python library) is provided [34, p.99-109].
Sniper was set up using Listing A.13 and subsequently tested.
2Pin - A Dynamic Binary Instrumentation Tool https://software.intel.com/en-us/articles/pin-a-dynamic-
binary-instrumentation-tool (October 12, 2018)
3http://snipersim.org/ (October 12, 2018)
30
3.1. Available Multi-Core Simulators
3.1.2. ZSIM
ZSIM4 has been developed by the Massachusetts Institute of Technology and Trustees of
Stanford University. Since then, ZSIM has been substantially modified and enhanced
by Computer Science and Artificial Intelligence Lab at the MIT [28]. An other problem
is, last commit was two years ago. That’s why this thesis will use a newer fork (cf.
Listing A.1).
Figure 3.2.: ZSIM: Simulator Tradeoffs
Figure 3.2 shows the categorization of ZSIM. The developers want to enable multi-core
simulations with up to 1.000 cores. Because of this target, ZSIM has to be an execution-
driven, user-level simulator for now [28]. It includes multithreaded and client-server
applications. Overall one of the most exciting parts of ZSIM is the multi-language input
support. The current version is supporting beside C++, (Java), Scala and Python [28].
It is based on the Intel Pin Tool5 like most of the other available CPU simulators [32].
Setup and Usage
In the beginning it was planned to use the ZSIM-Fork ZSIM++ (https://github.com/
dzhang50/zsim-plusplus). ZSIM++ can simulate new hardware, and the developer
(Dan Zhang) accepted some more pull requests. So several features like DDR4 were
added.
While the installation some issues occurred. Firstly the simulator isn’t documented
very well, and it isn’t clear which Linux Kernel are necessary to run the simulator.
4http://zsim.csail.mit.edu/ (October 12, 2018)
5Pin – A Binary Instrumentation Tool: https://software.intel.com/en-us/articles/pin-a-binary-
instrumentation-tool-downloads (October 12, 2018)
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Moreover, there’s nothing written about the capability of running it inside a Docker-
Container. The versions had to be elaborated by trial and error, so the simulator
works the best on Ubuntu 14.04 x86-64 (cf. Listing A.1). It was also lots of work
to figure out which dependencies and versions are necessary. Line 6 of Listing A.1
shows all packages of the docker image. To prevent a common GCC-Error (error:
↪→ /usr/include/asm/unistd.h)6 it is necessary to run line 10. For Intel Pin I’m using the
version 2.14 (pin-2.14-71313-gcc.4.4.7-linux.tar.gz) it is the last available version of the
second series, the third isn’t supposed yet.
To build the ZSIM simulator just run scons -j16. There are several different options to
use it in a more optimized way. For example, it is possible to run scons -j16 --p for a
precise mode. It is optimizing the build, [28] shows, that a better result can be reached
by up to 30% for Out-Of-Order (OOO) cores. The ZSIM binary will appear at the pgo-opt
folder.
For running an simple to check the simulator Sanchez and Kozyrakis [28] wrote the
tests/simple.cfg. It’s an simple single-core test and can be run by ./build/opt/zsim
↪→ tests/simple.cfg.
By running the simple test a new Error shows off. It is necessary to disable the Address
Space Layout Randomization (ASLR) while running an single core simulation, Docker
turns ASLR on by default. To edit this preset while running the docker container, the
container has be be started with --privileged flag. Then it’s possible to change the
ASLR setup. To disable ASLR use echo 0 | sudo tee /proc/sys/kernel/randomize_va_space or
enable it by running echo 2 | sudo tee /proc/sys/kernel/randomize_va_space.
The next issue coming up is Listing 3.1.
Listing 3.1 ZSIM Simulation Result
1 root@9793deb077c7:/usr/local/src/zsim# ./build/opt/zsim tests/simple.cfg
2 [H] Starting zsim, built Sat Aug 25 19:12:50 UTC 2018 (rev master:91:2faf08c:clean)
3 [H] Creating global segment, 1024 MBs
4 [H] Global segment shmid = 131072
5 [H] Deadlock detection ON
6 E: 4.9 is not a supported linux release
7 E: 4.9 is not a supported linux release
8 [H] Child 978 done
9 [H] Child 977 done
10 [H] All children done, exiting
6cf. https://github.com/s5z/zsim/issues/74#issuecomment-149819197 (October 12, 2018)
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The error from Listing 3.1 is caused by the Intel Pin Tool. The Intel documentation
shows that the Linux kernel is not compatible with versions higher than version 4. But
theres an existing workaround. It’s possible to call the pin tool with additional flags.
Listing 3.2 shows an hot-fixed version of the src/pin_cmd.cpp file.
Listing 3.2 ZSIM: Linux kernel issue fix
1 // quick fix ./pin -injection parent
2 args.push_back("-injection");
3 args.push_back("parent");
However, this change has no relevant influence on the correctness of the simulation re-
sults (cf. https://software.intel.com/sites/landingpage/pintool/docs/71313/Pin/html/
index.html#INJECTION)
All changes that had to be made, were published on GitHub in a own fork (see https:
//github.com/Sebastian-G/zsim).
Nevertheless, it still was not possible to simulate any applications, all experiments ended
in a deadlock.
3.1.3. Gem5
The Gem57 simulator is a module-based platform which is used by scientists for per-
formance measurement and analysis of computer architectures. It was developed by
combining two given systems, the Michigan m5 (see [35]) and the Wisconsin GEMS
(see [14]) [36].
Figure 3.3.: GEM5: Simulator Tradeoffs
7http://gem5.org/ (October 12, 2018)
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Figure 3.3 shows that Gem5 simulator uses an emulation based approach for x86 ISA
[28, tab. 1]. Thus Gem5 is less accurate (not cycle-accurate) for the simulation, and
the execution of the simulators takes longer. On the other hand, Gem5 offers a wide
range of ARM ISA simulation options. For example [37] introduces a new trace-driven
approach to CPU simulation on the gem5 platform. But currently, it is not possible to
simulate multicore CPUs and its only available for ARM ISA.
Among others, several cases have been presented on the ASPLOS - ARM 2017 where
the usage of Gem5 is not recommended [38, p. 9]. One of these cases was performance
validation because Gem5 is not accurate enough.
Much more important for this thesis is the direct support of Java benchmarks. Gem5
supports Java benchmarks, like the DaCapo Bench (see http://gem5.org/DaCapo_
benchmarks (October 12, 2018)), but only for ARM ISA.
Gem5 was set up using Listing A.15 and afterwards tested.
3.1.4. MARSSx86
MARSSx868 is a tool for cycle accurate total system simulation of x86 multicore ISA.
Aim of the developers was to create a simple and efficient complete system architecture
simulation environment, which is based on existing tools [29]. Such as PTLsim (see
[39]) for cycle accurate simulations and QUEM9 for the full system emulation (see
Figure 3.4).
Figure 3.4.: MARSS: Simulator Tradeoffs
8http://marss86.org/ (October 12, 2018)
9https://www.qemu.org (October 12, 2018)
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University of Binghamton published the source-code on GitHub10. Most components are
written in C and meanwhile more than 6 years old.
Figure 3.5.: MARSSx86: System Architecture [40]
Figure 3.5 shows the MARSS architecture, which is primarily set up as a MARSS instance
on the host system. It consists of the unmodified software stack which was taken from
PTLsim and the actual MARSS simulator. The MARSS simulator can be used in two
different ways. The first option is given by the QUEM emulator, which performs a
functional system simulation. The second option is much more accurate because it is a
timing-based, cycle-accurate simulation.
In general, MARSS is able to meet the requirements of the CPU (cf. Table 3.1). De-
velopers already published a Xeon processor configuration (see https://github.com/
avadhpatel/marss/blob/master/config/xeon.conf (October 12, 2018)). For this thesis,
the only problem with MARSS is the assumption of a Executable and Linking Format
(ELF) as input [39].
The setup of the MARSS Simulator is complex, and due to the previous research, the
setup does not promise any added value for this work.
10https://github.com/avadhpatel/marss (October 12, 2018)
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3.1.5. Multi2Sim (m2s)
The production of a new design is a long and expensive process, with the aim of
supporting computer architects, Multi2Sim11 was developed. It is used to verify the
correctness and feasibility of new hardware designs. Multi2Sim is a simulator for CPUs
and GPUs, that can be used for validation due to its accuracy [41].
For this work, the accurate duration analysis is essential, which is supported according
to [41]. Multi2Sim has the ability to simulate x86 ISA, and also other ISA, such as ARM
and graphics card architectures of AMD and Nvidia can be simulated [42, p.12].
Figure 3.6.: Multi2Sim: Simulator Tradeoffs
Figure 3.6 shows that m2s is very versatile. This is due to the different components of
the Multi2Sim. It comes with a whole bunch of features, which are shown in Figure 3.7.
Each component has a standalone interface or can also be used in combination with
others.
11http://www.multi2sim.org (October 12, 2018)
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Figure 3.7.: Multi2Sim: System Architecture [41, fig. 1.2]
Disassembler: For instance, a disassembler is given, which is responsible for an efficient
command decoding by using lookup tables. Especially the adjustment of the output for-
mat to other known x86 Disassembler is worth mentioning, because it allows framework
independent working [42, p.14]. As input, only an executable Linux file alias ELF is
accepted. Thus the use of Java prototypes as *.jar is not possible. For this purpose the
developers wrote an answer on Github (see GitHub conversation12).
Emulator: Additionally a functional simulator is available. However, this is not of
further interest for this thesis.
Timing Simulator: The Timing Simulator, which promises the most detailed analysis, is
of great importance to this work. As input, a CPU specification is required in beside the
executable file. Internally, a superscalar pipeline is used for x86 systems, which among
other features also enables out-of-order execution [42, p.19]. Figure 3.8 shows how the
realization of multicore and multithreading is done in Multi2Sim.
12https://github.com/Multi2Sim/multi2sim/issues/68#issuecomment-420067775 (October 12, 2018)
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Figure 3.8.: Multi2Sim: x86 Timing Simulator – Multicore and MultiThread [42, p.20]
Multithreading is supported by replication of the superscalar pipeline and shared re-
sources. Multicore simulation is supported by complete replication of the superscalar
pipeline. The connection of these is made possible by the use of multilevel caches.
Furthermore, Multi2Sim can simulate several programs at the same time or programs
which create child threads. For instance, OpenMP or POSIX Threads is used to create the
child threads [42, p.20].
Multi2Sim got verified by SPLASH-313 (cf. [44]) and PARSEC-314. Now it provides this
benchmarks to verify new hardware designs.
Visual Tool: Last but not least, there is a Pipeline Visualization Tool, which compiles a
multitude of different diagrams or enables cycle navigation [42].
The Dockerfile Listing A.12 enables easy building and provides a ready-to-use simula-
tor.
13originally SPLASH-2 (cf. [43])
14originally PARSEC-2.1 (cf. [45])
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3.1.6. Tejas
Tejas is a multi-core simulator created by the Indian Institute Of Technology (IIT) Delhi15
and written in Java. The approach was presented 2014 at the IEEE International
Symposium on Performance Analysis of Systems and Software (ISPASS). At his time the
pre release paper for paralell simulation appeared (cf. [46]). The Tejas Simulator got
released in 2015 (cf. [47]).
Figure 3.9.: Tejas: Simulator Tradeoffs
Tejas has been developed by targeting the multi-platform support of the simulation.
For simulation itself Sarangi et al. [47] choose a cycle-accurate trace-driven approach
(see Figure 3.9). The Tejas approach is based on two main parts. The first part is the
emulator (supports execution-driven simulation) or trace generator. The second one is
the first simulator, which is creating the analysis output.
Figure 3.10 gives an architecture overview of Tejas. In addition to a configuration file, an
executable file is required as input. The executable file is then prepared for the simulator
using an analyzer and the Intel Pin tool [48]. The Object Translator translates the given
structures to a Virtual Instruction Set Architecture (VISA) object. The translated VISA
micro-ops are then sent through the microarchitectural pipelines [48]. Several different
pipelines are available, within this work the Out Of Order Pipeline is the most relevant.
Tejas uses a semi-event-controlled model because a strictly event-driven model is attrac-
tive, but it can also have a non-trivial effect on the performance. One positive feature
of the semi-event-controlled model is that not every cycle needs to be simulated on
every structure. In the most cases, the composition does not change at all. And the
performance critical priority queue can be omitted [48].
15http://www.cse.iitd.ac.in/tejas/ (October 12, 2018)
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Figure 3.10.: Tejas: System Architecture (cf. [48])
TejasJava: A Simulator For Java Applications
Tejas is using the Intel PinTool like most of the other execution driven simulators
(e.g. Sniper Section 3.1.1). The problem is the Intel PinTool is only working for C++
written applications. Hence Sarangi et al. [47] added another concept to provide Java
application input. This concept, so called TejasJava16 is based on the common Jikes
RVM17 (Research Virtual Machine). TejasJava is able to create stats, by providing a trace.
The output trace is generated by Jikes RVM. But has to be modified, to meet the interface
of the simulator [47].
Figure 3.11 shows the TejasJava components and the simulation process from the Java
Application to the Status.
16http://www.cse.iitd.ac.in/tejas/tejas_java/ (September 18, 2018)
17https://www.jikesrvm.org (October 12, 2018)
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Java Application
JikesRVM
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Raw Trace File Post Process Trace File
Architecture
Conﬁguration
TEJAS Simulator
Status
Figure 3.11.: Tejas-Java: System Architecture and Process (cf. [49])
While researchers the Tejas developer Team released an new version of Tejas at the
11th August 2018 (cf. Tejas Google-Group18) and also announced an new release of
TejasJava.
Please hold on. We are in the process of releasing a new version for this
software.
Regards – S. R. Sarangi19
Simulation Process For using the simulator most effective way it’s necessary to combine
TejasJava and Tejas. The first part of the process is to generate a trace out of the Java
prototype *.jar. Therefore JikesRVM is generating the trace_file (see Figure 3.11).
JikesRVM isn’t capable of generating the trace by itself out of a *.jar artifact. But there’s
an easy workaround to extract classes from the artifact.
./usr/local/bin/jikesrvm-3.1.2/dist/development_x86_64-linux/rvm -jar JavaDemoTest.jar Main
↪→ 2>trace_file
JikesRVM is slightly modified during setup to create the required traces. For this purpose,
one of the two rvm folders of the TejasJava approach is used. It depends on the use
case. If the application is single threaded, the rvm folder should be used. Otherwise the
rvm_multithread is needed.
All of the following steps are done by docker (cf. Listing A.3).
18https://groups.google.com/forum/#!topic/tejas_sim/0TiyyBJ-Y-k (October 12, 2018)
19https://groups.google.com/d/msg/tejas_sim/-hnV03grlj0/u1XsMfsHEgAJ (October 12, 2018)
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JikesRVM
trace_ﬁle
out_trace.txt
temp_ﬁle.txt
         disassemble
./disas.o 
temp_ﬁle1.txtconv.py 
      conv1.java
ﬁn_trace.txt_16
ﬁn_trace.txt_16
ﬁn_trace.txt_16
ﬁn_trace.txt_16
ﬁn_trace.txt_16
trace_ﬁle_16.gz
Figure 3.12.: Tejas-Java: Post Process (cf. [50])
The following steps are contained inside the Post Process of the Figure 3.11. Figure 3.12
shows an more detailed overview of the post process of the trace file. Afterwards, the
trace_file gets split to one file for each thread. This is made by an python script proved
by Sarangi et al. [47] (python splitter.py trace file). Each of the resulting files is needed
to simulate. In the next step each file gets disassembled to x86 instructions. Therefore
more sub-task are necessary. Firstly each trace_file has to get separated to instructions
file and memory traces, by using the conv.py python script (python conv.py). The output
will be two different files. The temp_file.txt file contains 8 bytes of instructions in
hexadecimal format per line [50]. The other one is out_trace.txt, it contains the pointer
and all memory addresses the program accessed while running [50]. For the next
task the out_trace.txt file is the new input. It gets disassembled by Udis8620. The
Udis86 Disassembler Library for x86 / x86-64 provides an lightweight and easy to use
disassembler-tool. By ./disas.o Udis86 disassembles all temp_file.txt files at the same
directly. The outcome of this process is a new file called temp_file1.txt. The next sub-task
merges the temp_file1.txt and out_trace.txt to fin_trace.txt_0. The number indicates the
number of threads used [50]. The next step provides a good trace_file bundle. It can be
created by gzip -c trace file >trace_file_0.gz.
Finally, the trace got generated, but there several more steps to do to get the simulation
results. Because the Tejas, which is included in the TejasJava bundle is too old, this
approach uses another docker container to run a newer version of Tejas (version 1.2).
Encapsulation of these files is necessary because the required versions of dependencies
such as gcc and Linux kernel versions are incredible.
There are lots of possibilities to configure the Tejas simulator.
20http://udis86.sourceforge.net (October 12, 2018)
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Listing 3.3 Tejas: Configuration setup for trace_file usage
1 <?xml version=’1.0’ encoding=’UTF-8’?>
2 <Configuration>
3 <Emulator>
4 <EmulatorType>none</EmulatorType>
5 <CommunicationType>file</CommunicationType>
6 ...
To run an simulation just enter following command (see Listing 3.4).
Listing 3.4 Tejas: Running a simulation, using a trace_file
1 # definition: java -jar <tejas-JAR> <config.xml> <output-file> <trace_file>
2
3 root@tejas:/usr/local/src/Tejas-Simulator/Tejas/scripts# java -jar ../jars/tejas.jar
↪→ ../example_config_4traces.xml out.txt trace_file
Listing 3.5 Export trace file to host
1 s-8d3a2e1e:docker tejas_JAVA sebastian$ docker ps
2 CONTAINER ID IMAGE COMMAND CREATED STATUS PORTS NAMES
3 7c90b691849c tejas_java-image:latest "/bin/sh -c bash bash" 6 seconds ago Up 5 seconds
↪→ tejas-java-container
4 s-8d3a2e1e:docker tejas_JAVA sebastian$ docker cp
↪→ tejas-java-container:/usr/local/bin/tejasjava_installation_kit/disas/trace_file_0.gz
↪→ /Users/sebastian/Desktop/trace_file_0.gz
Parallel Tejas (ParTejas)
To lower the simulation duration, the Malhotra et al. [46] presented the ParTejas (see
[46]), it’s an parallelized version of the Tejas simulator. Traditionally CPU simulators
are sequential, because the simulation required only up to 16 cores. The last couple
of years shows that the systems are growing larger and thousands of cores are needed,
simulating them all [46]. Section 3.1.2 has shown that other scientists like Miller et al.
[51] or Sanchez and Kozyrakis [28] already believe that large multi-core systems are
needed to provide the necessary computing power for future users.
Through Parallelism Malhotra et al. [46] achieved a mean speedup of 11.8x for a 64-core
in-order system. In any case, the development was stopped early for unknown reasons
(see ParTejas21 - Version 0.1). That’s why this work uses the normal Tejas approach
instead of the parallel.
21http://www.cse.iitd.ac.in/tejas/home_files/tejas_version_tarballs/partejas.tgz). (September 7, 2018)
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3.1.7. MaxSim
MaxSim22 is a simulation platform based on the Maxine VM, the ZSIM simulator (see
Figure 3.14) [52]. Thats why Figure 3.13 looks almost similar to Figure 3.2.
Figure 3.13.: MaxSim: Simulator Tradeoffs
Rodchenko et al. [52] developed MaxSim, at the University of Manchester. Compared to
Tejas-Java MaxSim uses the Maxine VM instead of the Jikes RVM. The Maxine VM23 was
developed by Wimmer et al. [53] and serves as a research VM. Maxine VM was used
because it supports x86 ISA with 64 bit. It also supports Java > JDK 7, which allows the
execution of Dacapo version 9 and other benchmarks. Besides the optimization of the
compiler by Graal24, Truffle25 is also available, which allows the support of JavaScript
and Ruby [52, p.2].
MaxSim
Maxine VM (Java, C) zSim (C++)
Protocol Buffer Messages 
Figure 3.14.: MaxSim: Information Handling (cf. [54, p.11])
22https://github.com/beehive-lab/MaxSim (October 12, 2018)
23https://github.com/beehive-lab/Maxine-VM (October 12, 2018)
24https://github.com/oracle/graal (October 12, 2018)
25https://wiki.openjdk.java.net/display/Graal/Publications+and+Presentations (October 12, 2018)
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Setup and Usage
Listing A.9 shows the Dockerfile for building the MaxSim Image.
MaxSim, like the other simulators, requires a Linux operating system. Therefore the
container is based on Ubuntu 14.04 LTS. According to Andrey Rodchenko (see Ap-
pendix B.2.1) Java 7 is required as SDK version.
Additionally, protobuf-2.6.1 must be installed, which can be downloaded from Github.
It is used for communication between Maxine VM and ZSIM. McPAT version 1.0 is also
required.
The actual source code can be cloned from the Github repository26. This repository
already contains a modified version of the Maxine VM and the ZSIM simulator.
ZSIM has beside the compile dependencies also further tools, which are needed for the
build. These include the Intel Pin Tool, version 2.14. Additionally, PolarSSL is needed,
the problem is that polarSSL does not exist as a standalone anymore. According to
Andrey Rodchenko (cf. Appendix B.2.1) version 1.3.4 was used.
After another conversation with two other former institute employees, it became clear
that polarSSL is still optional (see Appendix B.2.2). Only the building scripts provided
it.
Listing 3.6 MaxSim: Building Script of MaxSim
1 root@b82d09f45918:/usr/local/src/MaxSim# ./scripts/buildMaxSimProduct.sh
The building script is called via command (cf. Listing 3.6). It is important to start this
from the main folder of the MaxSim simulator. Otherwise, the relative paths will not
work.
All of the steps above are performed within the docker file. After installation, the docker
container can be started. For this purpose, the makefile can be used. With the command
make it is possible to build the image and with the command make run-root to run as root
user.
Listing 3.7 MaxSim: Starting a Simulation
1 root@ef70301fb66d:/usr/local/src/MaxSim> ./zsim/build/release/zsim
↪→ ./zsim/tests/graef-thesis.cfg
26https://github.com/beehive-lab/MaxSim
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With the command shown in Listing 3.7 a simulation can be started using graef-thesis.cfg
as config.
During this step, an error can occur besides a wrong configuration. Since these scripts
are executed in docker, the Linux kernel version is set to 4.9. As already mentioned in
ZSIM section (see Section 3.1.2), the Intel pin tool cannot handle this version. Therefore
the fix must also be used, like in ZSIM. So the used version of MaxSim is also a fork27.
27https://github.com/Sebastian-G/MaxSim (October 12, 2018)
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3.2. Required Data (Simulator Requires)
This section contains all requirements for an API which is capable to provide a simulation
execution.
3.2.1. CPU Multi-Core Support
Most CPU multi-core simulators can simulate several CPU architectures. The approach
in this thesis focuses on one particular type, which is the ISA x86. Because all content
is directed using the Bank-Benchmark (cf. Section 2.4) to verify and compare both
approaches (the approach of this thesis and the old Palladio approach), the CPU type
is given by the already collected data [15]. Staude [15] used dedicated hardware to
check his measurements and to calibrate them. That’s why it’s important to simulate
the same hardware, to be able to compare the results. He used a server setup with two
Intel Xeon E5-2630 CPUs inside. Each processor has 2.4 GHz and 8 cores. In general,
the CPU is part of the Haswell processor microarchitecture from 2013. For ensuring
the Benchmark is running like planned Staude [15] disabled Hyper-Threading and
dynamically frequency adaptation. Overall the benchmark pinned each thread to one
core [15].
The CPU design of the Intel Xeon E5-2630 is an hierarchical one (see Section 2.1.1),
with four levels. So there are three different cache levels. According to Staude [15], the
problem is the lack of cache simulation [15, p.41]. So the cache simulation is also one
of the necessarily required features.
Table 3.1 shows the required data from the experimental hardware. The most important
thing about this CPU is that it belongs to the x86 ISA. Therefore it is essential that the
CPU simulator supports this architecture.
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Intel Xeon Prozessor E5-2630 v3
Number of Cores 8
Number of Threads 16
Processor Base Frequency 2, 4 GHz up to 3, 20 GHz
Architecture Haswell
Bus Speed 8 GT/s QPI
L1I-iCache (instructions) 32 KiB
L1D-dCache (data) 32 KiB
L2-Cache 256 KiB
L3-Cache 20MiB
Table 3.1.: Intel Xeon CPU Specification (cf. [55])
3.2.2. Input Types
Since most CPU simulators are execution driven, it is necessary to provide finished
compiled ELF files. Table 3.2 shows a list of of possible input types und their languages.
Only Tejas is able to handle trace files as input, all the rest is using ELF files.
3.3. Simulator Evaluation
This section belongs to the second part (see Part-II at Section 1.3). It introduces the
evaluations metric, concerning the provision of simulator selection. This metric is used
to evaluate the simulators for further use in this thesis.
3.3.1. Evaluation Metrics
The evaluation will consist of two parts. The first part will be a checklist of available
information. The second part will be a benchmark results comparison.
Subsequently, the evaluation of these simulators will check which simulators are suitable
for use in an approach. The advantages and disadvantages of the individual simulators
will also be discussed. So the first two research questions (Q1 & Q2) can be answered
(cf. Section 1.2).
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3.3.2. Checklist Evaluation
Sniper Gem5 MaxSim MARSSx86 ZSIM Tejas Multi2Sim
Multicore Support X X X X X X X
ISA x86 Support X (X) X X X X X
Code Language C++ C++ C++ C++ C++ Java C++
Intel PIN used X X X X
Setup Difficulty hard easy now (easy) – hard hard easy
Input Type C++ C++,
(Java)
Java C++ (Java),
C++,
Python
trace_file
(Java Trace)
or C++
C++
Processor Models IO, OOO IO, OOO IO, OOO IO, OOO IO, OOO IO, OOO OOO
Configurability high very high high low high high high
Community Support high low low low low high high
Capable X X
Table 3.2.: Simulators Property Overview
Simulations marked with capable meet all requirements of the list.
List of Requirements: Multicore Support, ISA x86 Support, Input Type has to be a trace file or Java *.jar, Processor Model
has to be OOO, CPU-Configuration.
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Considering the requirements list, the following results are obtained. For all simulators,
the multicore support option must be available. Furthermore, the simulators should be
able to simulate being x86 ISA. The set of these simulators should support Java. This
results in Figure 3.15. Thus it shows that only TejasJava and MaxSim support these
requirements.
CPU Multicore Simulators
able to simulate
Java Applicationsable to Simulate
ISA x86
Multi2Sim
MaxSim
Tejas-
Java
Gem5
for
ARM
Gem5
Sniper
MARSSx86
zSim
Graphite 
Tejas
Figure 3.15.: Venn Diagram: Sets of Simulators (cf. Table 3.2)
The advantages of the two simulators are evident because of the capability filtering.
3.3.3. Official Benchmark Verifications
In this section the simulators are verified against dedicated hardware. Official bench-
marks like SPLASH-2, PARSEC (see [56]) and SPEC CPU-200628 are used. There are also
new versions, but most of them have not yet been tested for the simulators.
For instance, SPLASH-3 is a benchmark suite based on Splash-2 but unless data races.
This data races can cause result accuracy issues, that’s why the scientists of the University
of Uppsala, Sweden, upgraded it to SPLASH-3 [44].
Since Palladio is written in Java, it is important to continue using Java code in Palladio
related projects. If the trace-driven approach does not work, the simulator must be
28https://www.spec.org/cpu2006/ (October 1, 2018)
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able to execute Java prototypes (cf. Section 5.2). Thus the differences between these
benchmarks are too small. Applications in Java have already behaved differently due
to the JVM. Thus a new reference measurement in SPLASH 3 would not bring any
benefit. However, in some ways, they are suitable for estimating simulation accuracy for
multicore systems.
A benchmark like Dacapo would be better suited for this work, but Dacapo cannot be
tested on all simulators (only on TejasJava version October 2018 and MaxSim) [57].
Figure 3.16 shows all Simulators and their benchmark resulting accuracy failure in
percentage.
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Figure 3.16.: Benchmark Results: Average Absolute Errors
Sniper is in the midfield with a mean accuracy error of 23.8% [31]. ZSIM is with 11, 2%
one of the most accurate CPU multicore simulators [58]. Tejas can only convince with
a value of 18, 77% mediocre. In contrast, GEM5 is the most accurate simulator, with a
range of 1.39% to 17.94% and a resulting mean error of 9.7% [27]. This is due, though
the cost of GEM5’s lightweight. Multi2Sim is based in the upper midfield, with 17.5%
[27]. The most inaccurate simulator by far is MARSSx86, which with error values up to
59% is equal to the Palladio approach for 16 cores [58, p.5].
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3.3.4. Evaluation Summary
The fact that Java prototype or a trace file must be used as input makes the decision
easy. Section 3.3.2 has already shown that only Tejas and MaxSim meet these mini-
mum requirements. Since the performance of both simulators does not exceed 20%
missprediction (cf. Section 3.3.3), both simulators are suitable for further analysis.
Since the simulator ZSIM has a higher accuracy than Tejas in the C++ benchmark, the
MaxSim simulator is favored. Since both TejasJava and MaxSim support Java execution,
both simulators are used in further approaches.
Comparing Tejas and MaxSim, it can be seen that they differ mainly in the difficulty of the
setups. Due to the adaptations within this thesis, the handling of the MaxSim Simulator
has been improved. For this reason, automation would be conceivable. TejasJava needs
two docker containers to create a trace from a *.jar and simulate it afterwards, so the
handling is much more complicated.
(Q1) Which CPU multi-core simulators are available?
All simulators listed in Table 3.3 are available (cf. Section 3.1).
Simulator Promising
Gem5
MARSSx86
MaxSim X
Multi2Sim
Sniper
Tejas(TejasJava) X
ZSIM
Table 3.3.: Simulators Selection
(Q2) What are their advantages and disadvantages?
Through the analysis of the advantages and disadvantages of the simulators provided
in Part-I, it became clear that only two simulators are capable of fulfilling the require-
ments. The pros and cons are documented in the respective introductory chapters (cf.
Section 3.1).
Table 3.3 shows the choice of simulators for further proceeding. So the second part of
the research (see Part-II Section 1.2) is done and TejasJava and MaxSim are selected
for the following procedure.
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Available Infrastructure of Palladio
This chapter contains the analysis of the third part of the research (see Part-III Sec-
tion 1.3).
Palladio is composed of many analyzers, which cover different areas of application. In
the course of this work, the SimuCom (see Section 4.1) and ProtoCom (see Section 4.2)
analyzers have stood out in particular. As already stated in Section 2.3.2, SimuCom
is the most suitable analyzer for the selected use case. ProtoCom is the only analyzer
which creates prototypes, so the choice is clear.
4.1. SimuCom (Palladio Analyzer)
This section deals with Palladios Analyzer SimuCom.
Figure 4.1.: Overview on SimuCom’s Transformation Structure [21, fig. 4.7]
Palladios Analyzer SimuCom consists of two basic parts. The first is the generated
simulation code, which is created using Model to Text Transformation (M2T) [9, p.180].
Figure 4.2 shows the transformation structure. After initializing the whole PCM, the
PCM instance gets transformed to the simulation code. The second part is the SimuCom
53
4. Available Infrastructure of Palladio
framework, which is used to analyze the simulation code. The SimuCom framework is
based on Discrete-Event Simulation Modelling in Java (DESMO-J)1 [21, p.127-128].
Figure 4.2.: Overview on SimuCom’s Parts [21, fig. 4.8]
To understand the M2T transformation more easily, Figure 4.2 shows the individual
parts of the SimuCom framework. There are four different groups, which allow the
transformation. The first part is the simulated workload. The second part is provided
by the simulated components. For this thesis, the most important part is the third
and fourth part. The third part is the Simulated RD-SEFFs and the fourth part is the
Simulated Resources.
Additionally, it is mentioned in Section 4.1.1 the exact mapping of the PCM to Simu-
Com.
4.1.1. Simulation Mapping for SimuCom
This section includes the general mapping of all components and the usage selfs.
1http://desmoj.sourceforge.net/home.html (August 24,2018)
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Palladio Model PCM Concept SimuCom
Repository Interfaces Java interface
Data types –
Provided roles Port classes
Required roles Context classes
Basic components Classes with simulated SEFF
Composite components Facade class
System Assembly contexts Instance of component class
Assembly connectors (a) Dependency injection
(b)Connector completion
Allocation Allocation contexts Mapping to simulated resources
Resource Environment Resources Simulated resources
Usage Model Usage scenarios Workload driver
Table 4.1.: Overview of the simulation mapping for SimuCom [9, tab. 11.1]
Table 4.1 shows the detailed mapping of all components. SimuCom’s simulation is
based on various resource simulations (cf. Figure 4.2). Each resource is described as
an individual queue. One issue is that the individual elements of the queues must also
satisfy the requirements of the PCM and that is why they cannot simply be reused in a
general way [21, p.133]. Currently, the lack of CPU replication support is a major issue
for multi-core CPU simulation. Therefore, multicore resources are handled identically
like any other resource. With additional enhancements like the Exact Scheduler it is
possible to change the standard scheduling policy and to specify the simulated results
more precisely [21, p.134].
However, the two most important information for the further procedure are the us-
age scenario and the resource demanding SEFFs (RD-SEFF). The usage scenario is
represented by the workload driver in SimuCom Table 4.1.
4.1.2. SimuCom’s Simulation
Becker [21] shows in [21, p.134] that SimuCom’s simulations are based on simulated
resources. The resources modeled in the resource environment are used. In general,
there are two types of resources. The first type is CommunicationLinkResources. However,
these are not relevant to this thesis. The second type is ProcessingResources which are
subdivided again.
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In general, according to the Palladio book (see [9, p.180]) two simulation techniques
exist. One is Process Interaction and the second is Event Scheduling. A Event Scheduling
based method can be easily represented with machine code. There all events are modeled
granular and then called at the right time. While the Event Scheduling technique offers
encapsulated event logic, the Process Interaction technique models processes and only
defines time spans that contain logic.
In general, the resource demand describes the resources required to perform the internal
actions. The resources can be divided into two categories. First, the active resources,
which are represented by CPU or hard disks, for example. On the other hand the passive
resources, for example, a thread pool. These resource demands are required for the
execution of internal actions of the respective software components [9, p.126].
4.1.3. Possible Interfaces
During the code analysis, two interesting entry points has turned out, which provide an
information trace.
First one is the method getScheduledResource() (see Listing 4.1). At this point, the finished
traces are returned.
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Listing 4.1 de.uka.ipd.sdq.simucomframework.resources.ScheduledResource –
getScheduledResource()
1 private IActiveResource getScheduledResource(final SimuComModel simuComModel, final
↪→ String sensorDescription) {
2 IActiveResource scheduledResource = null;
3 // active resources scheduled by standard scheduling techniques
4 if (getSchedulingStrategyID().equals(SchedulingStrategy.FCFS)) ||
↪→ (getSchedulingStrategyID().equals(SchedulingStrategy.PROCESSOR_SHARING)) ||
↪→ (getSchedulingStrategyID().equals(SchedulingStrategy.DELAY)) {
5 ...
6 } else {
7 scheduledResource =
↪→ getModel().getSchedulingFactory().createResourceFromExtension(
8 getSchedulingStrategyID(), getNextResourceId(), getNumberOfInstances());
9 }
10
11 if (scheduledResource instanceof SimuComExtensionResource) {
12 // The resource takes additional configuration that is available in the
↪→ SimuComModel object
13 // As the scheduler project is currently SimuCom-agnostic, we use the
14 // SimuComExtensionResource class to initialize the resource wit a
↪→ SimuCom-related object.
15 ((SimuComExtensionResource) scheduledResource).initialize(simuComModel);
16 }
17 return scheduledResource;
18 }
On the other hand, the information which is available in Listing 4.2. At this point, the
stochastic simulation (Stochastic Simulation Java (SSJ)) is started. It is executed by
umontreal.iro.lecuyer.simevents.Simulator. A possibility to connect would be the event
trace, which will be passed on to the simulator.
Listing 4.2 de.uka.ipd.sdq.simucomframework.ExperimentRunner – run()
1 public static double run(SimuComModel model, long simTime) {
2 // ...
3 setupStopConditions(model);
4
5 // measure elapsed time for the simulation
6 double startTime = System.nanoTime();
7
8 ISimulationControl simulationControl = model.getSimulationControl();
9 simulationControl.start();
10
11 return System.nanoTime() - startTime;
12 }
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4.2. ProtoCom (Palladio Analyzer)
Like SimuCom (cf. Section 4.1), ProtoCom is a Palladio analyzer. A common method of
design evaluation is performance prototyping. ProtoCom offers the possibility to test
the created model in a realistic environment [9, p.182]. For this purpose the existing
formally modeled PCM (see Section 2.2.1) is transformed into executable code. This
step is known as the Model to Code Transformation (M2C) [20]. The environment
technology can be Java SE as well as Java EE [9, p.182]. In this thesis, the Java SE
approach is only considered. Figure 4.3 shows the possible transformation of the PCM.
ProtoCom is capable of transforming a Java SE project and deploying it on a Java SE
Environment. There’s also Java EE, which is deployed on SAP HANA Cloud.
Figure 4.3.: Transformation of PCM instances to performance prototypes [20, fig. 2.2]
However, ProtoCom is only able to simulate a comparable load. For this purpose, a
calibration measurement is performed first to adapt the effort as accurately as possible.
The Usage Model on which the PCM is based is used as the specification [9, p.182].
While SimuCom is based on simulation, ProtoCom can provide engineers with a more
accurate assessment of their design in a realistic environment [9, p.252]. One of the
main reasons for this is the calibration measurement, which is initially executed on the
host device. The factor that distinguishes the host machine from the target machine is
determined. During the subsequent measurement of the workload, a relatively accurate
result can be achieved [9, p.256].
4.2.1. ProtoCom Transformations
ProtoCom is a M2C approach which provides a standalone prototype. Therefore it takes
the PCM as input and transforms it into the chosen technology [20]. Like shown in
Figure 4.4 the standalone performance prototype consists of the generated code and the
ProtoCom framework.
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Figure 4.4.: Protocom: Transformations Overview [20, fig. 3.1]
For example, the generated code shown in Figure 4.4 is a Java SE RMI Prediction
Prototype. More information about this prototype is provided in the following section.
4.2.2. Java SE RMI Prediction Prototype
ProtoCom is based on the server-client concept. Therefore all individual parts are
connected by Java Remote Method Invocation (RMI). As already mentioned, only the
ProtoCom approach “Java SE RMI Prediction Prototype” is examined.
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Figure 4.5.: Protocom: Components of Performance Prototypes (JavaSE) [20, fig. 3.2]
Figure 4.5 shows, the component diagram of a performance prototype. This shows that
the performance prototype consists of two basic parts. The components, present in the
actual prototype, are shown above the dashed lines. The performance prototype also
contains the framework components, which are placed under the line. The framework
components manage the executions.
4.2.3. ResourceEnvironment
All resources stetted up on PCM can be found in the ProtoCom framework. The Class
AbstractResourceEnvironment provides this. This thesis focuses on the CPU and its different
types of load.
In general, ProtoCom decides for each kind of resources, which demand is the best. For
example, there’s the CPU intensive load by computing Fibonacci numbers, that’s the
default method. For memory intensive load it is uses array sort (eg. largeChunks) [59].
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The strategies can be modified at the properties file (cf. run.properties) or set by launch
parameters. For CPU theres -p or -cpuStrategy and for the memory -H or -hddStrategy.
Listing 4.3 shows all demand strategies [4].
Listing 4.3 ProtoCom: CPU Demand Strategies [4]
1 package org.palladiosimulator.protocom.framework.java.se;
2 class AbstractResourceEnvironment{
3 // ...
4 protected static final String[] CPU_STRATEGIES = new String[]{"primes", "count_numbers",
↪→ "fft", "fibonacci", "mandelbrot", "sortarray", "void", "wait"};
5 // ...
6 }
The next Subsections will present the default CPU demand strategy “Fibonacci Demand”
(see Section 4.2.3) and ways to map them to dedicated hardware (see Section 4.2.3).
Fibonacci Demand
Since the resource-demands in Palladio are specified hardware-independently in abstract
CPU units, these have to be assigned to the hardware-dependent unit when creating the
prototype first [21, p.198-199].
For example, it takes 100 abstract CPU units to calculate a result. An algorithm must be
found that produces a comparable load on the CPU. As already mentioned, ProtoCom
uses the algorithm to compute Fibonacci numbers by default.
Equation (4.1) shows the formula for calculating a fibonacci number [60].
(4.1) f(n) =

(0, if n = 0)optionally
1, if n = 1
fn−1 + fn−2, if n ≥ 2
This results in the following sequence of numbers, which grows exponentially:
(0), 1, 1, 2, 3, 5, 8, 13, ...
The ProtoCom fibonacci-demand implementation is shown in Listing 4.4. The method
fibonacci(iterationCount) calculates the n-th Fibonacci number, starting with fibonacci(1)
is equivalent to f(3) = 2. But not the return of this function is important. Important for
this approach is the load generation on the CPU.
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Listing 4.4 ProtoCom: FibonacciDemand [5]
1 package org.palladiosimulator.protocom.resourcestrategies.activeresource.cpu;
2 import org.palladiosimulator.protocom.resourcestrategies.activeresource.*;
3
4 public class FibonacciDemand extends AbstractDemandStrategy {
5
6 public FibonacciDemand() {
7 // low, medium, high, iterationCount, warmups)
8 super(-3, 0, 2, 10000, 5000);
9 }
10
11 private long fibonacci(double iterationCount) {
12 long i1 = 1;
13 long i2 = 1;
14 long i3 = 0;
15 for (long i = 0; i < iterationCount; i++) {
16 i3 = i1 + i2;
17 i2 = i1;
18 i1 = i3;
19 }
20 return i3;
21 }
22 // ...
23 }
Resource Demand Mapping
According to Becker [21], there are two ways to map the hardware independent resource-
demands to hardware dependent ones.
The first approach is to implement a conversion using a constant factor. In this case, a
fixed assignment of the similar effort would take place. In [21, p.198], for example, one
work unit corresponds to the calculation of 100, 000 Fibonacci numbers. However, this
approach has several disadvantages, since it does not address the assumptions of the
developer. This means, that the correctness of the mapping of the PCM instance cannot
be guaranteed. An advantage, however, is the possibility of simple implementation [21,
p.198].
The second approach uses automated performance detection. This involves performing
a small number of benchmarks on the host machine. The ProcessingResourceSpecification,
which is defined in PCM, is used to estimate the translation factors. Becker [21]
presented this example to explain this approach:
Suppose a CPU is created in the ProcessingResourceSpecification with a processing rate of
1, 000 work units per second. Would the factor k be selected so that the calculation of
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the effort d corresponds to the execution time ttarget of the target system. (target system
= host system)
Hence Equation (4.2) is the formula.
(4.2) (1
d
✘✘sec
✭✭✭✭
✭✭#fibonacci
· k ✭✭
✭✭✭✭#fibonacci
✭✭✭✭
✭work unit
· 1.000✭✭
✭✭✭work unit
1✘✘sec ≡ ttarget) sec
Assuming an execution of the algorithm on the target system would return 100, 000
Fibonacci numbers in a second ( d := 100.000 #fibonaccisec ). Bringing them together leads to
Equation (4.3).
(4.3) 100.000 #fibonacci
✘✘sec
· 1.000 ✘
✘sec
work unit
= k #fibonacci
work unit
Thus, the factor k = 100 #fibonacciwork unit . Since the factor is not guaranteed to be identical, the
statistical average of the factors kn is selected by multiple executions of the benchmark
[21, p.199].
By creating the calibration table, the factor is stored. In this case, the table has two
columns which contain time as ms and the input parameter of the Fibonacci function (cf.
Listing 4.4). Without the restriction of the generality this is the case for load generation
by calculation of the Fibonacci numbers. Thus a pair of value assignments is kept in
each column. So in xms ≡ y#fibonacci can be calculated [61].
However, the approach also has its problems, for example, the advantage of faster host
hardware is lost. Running the prototype on a host machine, that is twice as fast does
not lead to results, that are twice as fast. This is mainly because despite eliminating
the hardware processing rate, other factors such as operating system scheduler, cache
influence or middleware overhead are retained. The advantage of this is a more realistic
representation of the ProtoCom results [21, p.199].
Idiosyncrasy As already mentioned in Section 2.4 the unit of the specified resource
demand changes in case of using the ExactSchedulers extension. Therefore, the formula
presented in Section 4.2.3 is unsuitable for the bank benchmark.
The resource demand is specified in s instead of work unitsec .
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Performance Prediction Approaches
This chapter contains a list of different approaches, some of them have vulnerabilities,
which are discussed in Section 5.3. This chapter contains the fourth part of the research
(see Part-IV Section 1.3). At the end of the chapter, the third research question (Q3) is
answered.
First a trace simulation approach is presented in Section 5.1 and evaluated afterward.
The following section (see Section 5.2) presents and evaluates a prototype based ap-
proach.
5.1. Palladio Trace Simulation Approach
This approach is characterized by its high accuracy on the part of Palladio. It uses
an existing Analyzer SimuCom (see Section 4.1) to create Resource Demands from the
PCM.
Using this approach, Palladio can pass on the information stored in the PCM instance.
Wait for the calculation of the execution time, which will be calculated in an external
simulator and at the end will generate the statistics. Section 5.1.1 presents the approach
and provides a concept.
5.1.1. Connection Concept
This section introduces the Palladio Trace Simulation approach. Figure 5.1 shows a
process overview. At first, all information is entered into Palladio by the developers as
usual. From the PCM instance, SimuCom (see Section 4.1) converts the information
into resource demand traces in a Palladio analyzer. These traces are then forwarded to a
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Docker container, which contains the simulator. In the course of this work, it becomes
apparent that Tejas (see Section 3.1.6) is the only simulator capable of processing traces.
All information and statistics are returned to Palladio for further processing.
Developers 
SimuCom
Analyzer
Simulator
TRACE
FILE
Resource
Demand Trace
TEJAS
Res D
Tree
Stats
PCM Instance
Figure 5.1.: Prozess Overview – Simucom Approach
As already mentioned in the Palladio analysis chapter (cf. Section 4.1.3), there are two
possible ways to export a trace from Palladio.
• The first option is as active Resource (see Listing 4.1)
• The second possibility is the event trace of the SSJ experiment. (see Listing 4.2)
5.1.2. Implementation and Integration
Analysis of the CPU simulators has shown that most simulators do not accept traces as
input. This is mainly due to the actual determination of the simulators, which were
developed for the evaluation of CPU architectures. They execute readily compiled
benchmarks and give very detailed information about the hardware. Calculating the
execution time is just a side benefit.
The only simulator listed in Section 3.1 which accepts traces as direct input is Tejas.
This approach is not possible in this way because the Tejas simulator requires a more
detailed form of traces.
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5.1.3. Evaluation
All simulators need more information for a performance prediction, which is a problem.
So this approach is not suitable. SimuCom only outputs a resource demand trace. This
resource does not meet the requirements of the simulators.
Tejas (cf. Section 3.1.6) is the only trace-driven simulator in this paper, but it requires in-
formation of type VISA. Supplementary information on memory addresses and operation
cannot be generated by Palladio SimuCom. Thus this approach is not realizable.
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5.2. Prototype Simulation Approach
This approach is also based on a Palladio Analyzer. It is using ProtoCom (see Section 4.2)
to build a Java prototype.
Developers 
ProtoCom
Simulator
Java SE
Performance
Prototype
Java SE
Performance
Prototype
Removing JAVA
RMI and other
overhead
PCM Instance
Figure 5.2.: Prozess Overview – Protocom Approach
ProtoCom offers the possibility to run a prototype on a local development device and to
generate similar load, like the Target System (cf. Section 4.2).
The approach is to extract the prototype code and to provide it as a standalone *.jar.
Thus a trace can be generated which contains all necessary information required for a
simulation.
For this purpose, an execution based simulator is the best choice. The problem, that
results from the analyses in Section 3.3.2 is, that none of the tested simulators supports
the direct execution of Java code.
However, the approach presented in Section 3.1.6 can be used for this purpose. Compet-
ing simulators like ZSIM or Gem5 are excluded. In the case of ZSIM this is due to the
problem of the executability of the Java code using Java > version 1.5 (cf. Section 3.1.2).
While Gem5 is excluded by the missing ISA x86 support. Gem5 is only able to simulate
ARM systems using Java code (cf. Section 3.1.3). The only alternative to Tejas-Java
is the MaxSim simulator (see Section 3.1.7). Because this approach is most similar to
the Tejas-Java approach. It is based on the simulator ZSIM but uses the Maxine VM to
execute the Java files, which directly competes with JikesRVM used in the Tejas-Java
approach.
This leads to two possible sub approaches, the Tejas-Java approach (cf. Section 5.2.2)
and the MaxSim approach (cf. Section 5.2.3).
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5.2.1. Common Basics
Both approaches, require a detailed prototype. In this bachelor thesis, the prototype
created by ProtoCom is freed from all other dependencies, the entire experiment control,
which is based on Java SE RMI, is removed to minimize any overhead. In the case of a
small system, this would influence the results too much. Furthermore, the server defined
in PCM must be simulated individually. For a distributed system, all subsequences must
be available as a single standalone file. Subsequently, the separately simulated times
can be summed up.
In the example scenario of this work, which was inserted in Section 2.4, the entire
application is placed on a single server. Only the number of cores is different in each
subgroup.
Due to time constraints and the high complexity of Palladios, only a proof of concept
is possible within the scope of this thesis and not an entirely new creation of a generic
branch of the ProtoCom Analyzer.
Java SE RMI Prediction Prototype Extraction
To reduce the performance overhead, the removal of the distributed communication via
RMI is necessary. Instead, a SimulationBuilder class is used, which contains all necessary
information for the experiment and manages the scenario via direct calls.
Only the core functionality is similar to the ProtoCom JavaSE performance prediction
prototype. Figure 5.3 shows the prototype components and the models, which influence
them.
ProtoCom: Java SE RMI
 Prediction Prototype  
RMI Registry Usage Scenarios System Container / Server 
Assembly Model Allocation Model
Resource
Environment 
Usage Scenario 
PCM
Instance
Figure 5.3.: Java SE RMI Prediction Prototype - PCM influences
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The RMI component does not contain PCM information, it only serves communication
purposes, so it is straightforward to remove it.
Figure 5.4 shows the Java SE RMI Prediction Prototype initialisation process. All
components are bound to the RMI Registry and components that require this can call
them using method invocation. Since the Java code is not executed by the simulator, the
other components of the prototype cannot interact with it during runtime. Because the
bank account estimation benchmark has only one server (see Figure 2.8b), the prototype
extraction is quite trivial. In the case of multiple servers, including different CPUs, each
resource container task has to be available, as an executable *.jar. Besides, the execution
must work without further runtime information.
Figure 5.4.: Sequence Diagram for Initialisation and Assembly using RMI [62, fig. 1]
The UML sequence diagram of the extracted prototype (see Figure 5.5) shows the use of
the invocation sequence without RMI. But the initialization calls of the defaultSystem
were not shown completely.
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Figure 5.5.: Sequence Diagram for Prototype usage
The only necessary user interaction with the prototype is launching. Most of the Simula-
tionBuild class is derived from the old Main class. Instead of starting the components
externally, they are now stored in a HashMap and directly referenced during usage. Also
the setup of the Resource Environment has changed, because as mentioned before the
removal of the RMI and the calibration measurement has been omitted.
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Listing 5.1 ProtoCom Consume Demands [6]
1 package org.palladiosimulator.protocom.resourcestrategies.activeresource;
2 public abstract class AbstractDemandStrategy implements IDemandStrategy {
3 // [...]
4 public void consume(double demand) {
5 if (this.calibrationTable == null) {
6 LOGGER.fatal("No calibration found - STRATEGY HAS TO BE INITIALIZED FIRST!");
7 throw new RuntimeException("No calibration found - STRATEGY HAS TO BE
↪→ INITIALIZED FIRST!");
8 } else {
9 Amount<AbstractDemandStrategy.Work> demandedWork = Amount.valueOf(demand,
↪→ AbstractDemandStrategy.Work.UNIT);
10 Amount<Duration> millisec =
↪→ demandedWork.divide(this.processingRate).to(SI.SECOND);
11 if (LOGGER.isDebugEnabled()) {
12 LOGGER.debug("Consume called, demand is : " + demandedWork + ", " + millisec);
13 }
14
15 long[] factors = this.fillTimeFrame(millisec);
16
17 for(int i = 0; i < factors.length; ++i) {
18 long loopCount = factors[i];
19
20 for(int j = 0; (long)j < loopCount; ++j) {
21 this.run(this.calibrationTable.getEntry(i).getParameter());
22 }
23 }
24
25 LOGGER.debug("Demand consumed");
26 }
27 }
28 // [...]
29 }
Issues of ProtoCom that were noticed during extraction.
Issue I The Jiira ticket PROTOCOM-151 describes an comparable issue like this.
Listing C.1 causes the missing PCM variables. However, the problem can be solved
by manually inserting the variable into the StackFrame. Of course, this is not a final
solution, but in terms of time frame it is an option. It is shown in Listing C.2. The
transactionPartition.VALUE variable is set to the number of subsets of transactions that
each thread must execute.
1https://sdqbuild.ipd.kit.edu/jira/projects/PROTOCOM/issues/PROTOCOM-15 (October 12, 2018)
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The variable “transactionPartition.VALUE” is represented by npart in the Equa-
tion (5.1).“NUM_OF_TRANSACTIONS” is called n. It’s the number of transaction
given in the Usage Model Diagram (cf. Figure 2.9b). “NUM_OF_THREADS” called t,
which gives the number of threads. It’s defined by the number of CPU replicas, in the
Resource Diagram (cf. Figure 2.8b).
(5.1) npart =
⌈
n
t
⌉
Equation (5.1), shows how this approach deals with the problem of little information.
Line 9 of Listing C.2 adds the variable “transactionPartition.VALUE” to the Stack-Frame.
The other variables can be computed while the evaluation() method is called. For example
DoublePDF[(1.0;1.0)] is also included at the executeTransaction(...) method. DoublePDF
is a Probability Density Function (PDF) which can be used in the StackContext (ctx)
[63, p.25]. The StackContext builds the parent of all contexts and provides a container,
which includes the resource environment and the stack of each thread simulation.
Issue II This issue causes empty sections of code. Listing C.3 shows the empty sections,
only the comments are working. This problem is also known for JavaEE because it isn’t
possible to create new threads manually while running. Listing C.4 shows there’s no
separation between JavaSE and JavaEE inside of the method. This issue is easy to fix
by adding a new thread-pool, which is ending with a synchronization point. In this
thesis, the Issue was fixed locally in the extracted prototype code. Therefore a new class
TransactionThread was created, which inherits from the Thread class. For synchronization
the thread.join() method is called. Each thread handles the same amount of transactions.
That’s why they need almost the same amount of time. This implementation represents
the SEFF of the transaction execution (cf. Figure 2.12).
Calibration Measurement
For this approach, a method is used which calibrates the prototype first. Since at the
beginning there are no exact relations between time and the number of calculated
Fibonacci numbers.
Figure 5.6 shows a process overview for the calibration. Initially, a Java prototype is
created, which performs a certain number of Fibonacci iterations in this case 1.000 or
1.000.000.000 (cf. Listing 4.4). This Java application gets simulated in the simulator
on the target hardware. The received execution time is inserted into the formula (see
Equation (4.3)) and then builds a new Calibration Table.
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Figure 5.6.: ProtoCom Approach: Calibration Process
At the moment the received execution time has to be entered manually in the JavaSE
prototype. This is because Jikes RVM does not accept input parameters in the modified
Tejas variant. Accordingly, the prototype must be exported to a runnable *.jar each
time.
To realize the presented approach, the following sections Section 5.2.2 and Section 5.2.3
are adapted to the concept and the feasibility is tested using the bank benchmark (see
Section 2.4).
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5.2.2. Tejas-Java Approach
Since TejasJava consists of two parts, the process described in Figure 5.6 must be
extended by one step each simulator calls, since two steps are required to obtain the
execution time. One of these steps is the creation of the trace in a separate container.
Compare Section 3.1.6, the process of a simulation with TejasJava has not changed
within this approach.
Target CPU Configuration
To meet the requirements of Table 3.1 a Tejas config must be created. Listing 5.2 shows
the config XML.
To keep the calibration simple, only one CPU with eight cores was used in this step.
Because of the deactivation of hyper-threading and the dynamic frequency change, the
load on the single-core would not have changed at all.
Listing 5.2 Tajas: Hardware Configuration
1 <Configuration>
2 <Simulation>
3 <NumCores>8</NumCores>
4 </Simulation>
5 <System>
6 <Core>
7 <!--Operating frequency of the core
↪→ (in MHz)-->
8 <CoreFrequency>2400</CoreFrequency>
9 <PipelineType>outOfOrder</PipelineType>
10 [...]
11 <Cache firstLevel="true" name="L1I"
↪→ nextLevel="L2"
↪→ type="L1Cache_32K_8"/>
12 <Cache firstLevel="true" name="L1D"
↪→ nextLevel="L2"
↪→ type="L1Cache_32K_8"/>
13 <Cache name="L2" nextLevel="L3"
↪→ type="L2Cache_256K_8"/>
14 </Core>
15 <SharedCaches>
16 <Cache name="L2"
↪→ type="L2Cache_256K_8"/>
17 <Cache name="L3" type="L3Cache_20M_8"/>
18 </SharedCaches>
19 [...]
20 </System>
21 <Library>
22 <L3Cache_20M_8>
23 <!--In Bytes-->
24 <Size>20970000</Size>
25 [...]
26 </L3Cache_20M_8>
27 [...]
28 </Library>
29 </Configuration>
Due to the lack of information regarding the mainboard, only one Intel Xeon processor
could be configured (8 Core).
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Check Feasibility:
Figure 5.7 shows the modified simulation process (cf. original process Figure 5.6).
Java SE
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Java SE
Calibration
Tejas-Java
1
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Use Calibration
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Simulation
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Figure 5.7.: ProtoCom Approach – Simulation Process
Since Tejas is a trace-based simulator, the Tejas approach offers a little more comfort.
Because this approach takes most of the time to create the trace, it is very convenient
that the calibration trace only needs to be established once (Steps 1-3). This is possible
because the conversion of the Java application takes place in Jikes RVM (part of Tejas-
Java). Jikes RVM does not contain any information about the target system. This means
that the calibration process only has to be run in a shortened version. This implies that
all steps still have to be executed, but the execution time is drastically reduced.
The trace can be easily created with a single make command. This is possible with a
Makefile, which builds a docker image in the background and installs all dependencies
inside the container. The attached calibration.jar is then converted via Jikes RVM into a
VISA trace. Afterwards the tracefile has to be translated into x86 ISA operations using a
disassembler (cf. Section 3.1.6).
This approach has a significant disadvantage in the used version. During the fourth
step (cf. Figure 5.7), an error occurs that cannot be easily fixed. This is due to the use
of multiple threads. According to Tejas developers, the issue should be fixed in the new
version October 2018 of TejasJava. Even the new version is not able to support Java
versions higher than Java SE 6. Thus the approach Tejas-Java is excluded.
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5.2.3. MaxSim Approach
This approach makes it possible to achieve simulation results with a high degree of
convenience.
Figure 5.6 maps the process of the MaxSim approach very precisely. The docker file (cf.
Listing A.9), which was already mentioned in Section 3.1.2, makes the platform ready
for simulation.
Target CPU Configuration
To meet the requirements of Table 3.1 a ZSIM config must be created.
Listing 5.3 shows the configuration used. When creating this configuration, Intel’s
information about the L3 cache became problematic, because the cache has to be in the
form of 2n. But it does not do this if 20 MiB is converted to a byte. Also, the cache size
must be divisible by the lineSize and the number of cache-banks (see Equation (5.2)).
(5.2) sizeL3 = x | 2n = x ∧ (x ≡ 0) mod sizeline ∧ (x ≡ 0) mod numL3Banks
The only number of this size is 33554432 byte which is a converted cache size of
33, 554432 mb. According to the specification, only 20 MiB should be available. The
CPU speed was set to 2.4 GHz because the CPU the hardware tested in [15] was not
overclocked.
Furthermore, two different hardware versions have been configured. The first version is
the already introduced CPU from Table 3.1. However, here only one CPU is configured,
which contains only eight cores.
The second version is more similar to the dedicated hardware, also because it uses 16
cores. In contrast to the real hardware, they are not configured as dual CPUs. Instead,
they are configured as a single CPU with 16 cores.
Since ZSIM/MaxSim is not a full system simulator, so it is not able to simulate all
options on the mainboard. In the case of dual CPUs, the RAM is used as shared
memory, since there is no last level cache connecting the several cores. Therefore, such
a simulation without detailed information about the RAM would result in far more
inaccurate simulations.
For this reason, the second configuration adapts the number of L1, and L2 caches to the
number of cores and the L3 cache size doubled.
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Listing 5.3 MaxSim: Hardware Configuration – 8Cores
1 sim = {
2 maxTotalInstrs = 1000000000000L;
3 phaseLength = 10000;
4 statsPhaseInterval = 10000;
5 pointerTagging = true;
6 ffReinstrument = true;
7 logToFile = true;
8 };
9
10 sys = {
11 caches = {
12 l1d = {
13 array = {
14 type = "SetAssoc";
15 ways = 8;
16 };
17 caches = 8;
18 latency = 4;
19 size = 32768;
20 };
21
22 l1i = {
23 array = {
24 type = "SetAssoc";
25 ways = 4;
26 };
27 caches = 8;
28 latency = 3;
29 size = 32768;
30 };
31
32 l2 = {
33 array = {
34 type = "SetAssoc";
35 ways = 8;
36 };
37 caches = 8;
38 latency = 6;
39 children = "l1i|l1d";
40 size = 262144;
41 MAProfCacheGroupId = 0;
42 };
43
44 l3 = {
45 array = {
46 hash = "H3";
47 type = "SetAssoc";
48 ways = 16;
49 };
50 banks = 8;
51 caches = 1;
52 latency = 30;
53 children = "l2";
54 size = 33554432;
55 MAProfCacheGroupId = 1;
56 };
57
58 MAProfCacheGroupNames = "l2|l3";
59 };
60
61 cores = {
62 haswell = {
63 cores = 8;
64 dcache = "l1d";
65 icache = "l1i";
66 type = "OOO";
67 };
68 };
69
70 frequency = 2400;
71 lineSize = 64;
72
73 mem = {
74 controllerLatency = 40;
75 controllers = 3;
76 tech = "DDR3-1333-CL10";
77 type = "DDR";
78 };
79 };
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Listing 5.4 MaxSim: Hardware Configuration – 16 Cores
1 cores = {
2 haswell = {
3 cores = 16;
4 dcache = "l1d";
5 icache = "l1i";
6 type = "OOO";
7 };
8 };
9 [...]
10 l3 = {
11 banks = 16;
12 caches = 1;
13 latency = 30;
14 children = "l2";
15 size = 67108864;
16 };
In general, different CPUs can be modeled well as long as all the necessary information
is available.
Check Feasibility:
For the MaxSim approach, the process presented in Section 5.2 can remain unchanged.
So the following remarks refer to Figure 5.6.
In the first step, a calibration with either one thousand or one billion iterations, is
performed (cf. Figure 5.6). In this example, 1.000.000.000 iterations were simulated by
calculating Fibonacci. It is available in the java calibrationTool.jar using version Java 6.
To complete the run in ZSIM, a process must be added (see Listing 5.5).
Listing 5.5 MaxSim: Calibration Run-Config
1 process0 = {
2 command = "./maxine/com.oracle.max.vm.native/generated/linux/maxvm \
3 -XX:+MaxSimExitFFOnVMEnter \
4 -XX:+MaxSimEnterFFOnVMExit \
5 -XX:+MaxSimProfiling \
6 -XX:+MaxSimPrintProfileOnVMExit \
7 -cp /usr/local/src/calibrationTool.jar me.graef.sebastian.bachelor.thesis.Main";
8 startFastForwarded = true;
9 syncedFastForward = "Never";
10 };
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Listing 5.6 MaxSim: Calibration Results
1 # zsim stats
2 ===
3 root: # Stats
4 contention: # Contention simulation stats
5 domain-0: # Domain stats
6 time: 25707115262 # Weave simulation time
7 time: # Simulator time breakdown
8 init: 5369536005
9 bound: 8900122799609
10 weave: 1629998320947
11 ff: 2072018500
12 [...]
13 phase: 5500137 # Simulated phases
14 haswell: # Core stats
15 haswell-0: # Core stats
16 cycles: 55001375142 # Simulated unhalted
↪→ cycles
17 [...]
18 haswell-1: # Core stats
19 cycles: 0 # Simulated unhalted cycles
20 cCycles: 0 # Cycles due to contention
↪→ stalls
21 [...]
Listing 5.6 shows the number of cycles used per processor core and the execution time.
It can be seen that the output information is very detailed. In addition, even cache use
histograms are attached.
For this approach only the executiontime is of interest, which in this case is
25.707.115.262 ns = 25, 707115262 s. These values must subsequently be copied to
the Java prototype code (see Listing 5.7).
Listing 5.7 Prototype Configuration Setup
1 // trace with 1 billion iterations
2 public static final int NUM_CALIBRATION_FIB_ITERATIONS = 1000000000;
3 // time taken = 25707.115262 microseconds
4 public static final Amount<Duration> TIME_CALCULATION_TAKES =
↪→ Amount.valueOf(25707.115262, SI.MILLI(SI.SECOND));
After building the new runablePrototype.jar, it must be copied into the container using
Listing 5.8.
Listing 5.8 MaxSim: Copy RunablePrototype.jar
1 sebastian@SebastiansMacBookPro ~/Desktop>
2 docker cp /Users/sebastian/Desktop/runablePrototype.jar
↪→ <DOCKER-ID>:/usr/local/src/runPrototype.jar
Since the calibration is now included in the prototype jar, it can be executed in MaxSim.
For this purpose the configuration is modified as shown in Listing 5.9. Afterward the
simulation can be started with the configuration attached.
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Listing 5.9 MaxSim: Prototype Run-Config
1 process0 = {
2 command = "./maxine/com.oracle.max.vm.native/generated/linux/maxvm \
3 -XX:+MaxSimExitFFOnVMEnter \
4 -XX:+MaxSimEnterFFOnVMExit \
5 -XX:+MaxSimProfiling \
6 -XX:+MaxSimPrintProfileOnVMExit \
7 -cp /usr/local/src/runPrototype.jar me.graef.sebastian.bachelor.thesis.SimulatorBuild";
8 startFastForwarded = true;
9 syncedFastForward = "Never";
10 };
5.3. Vulnerability Discussion
This section highlights the vulnerabilities and weaknesses of the approaches.
A common weakness of both simulators is the inaccuracy. Performance predictions are
off by 11.2% for MaxSim/ZSIM and 18.77% for Tejas. These values were measured for
executable applications, so the resulting error in these combined approaches is even
bigger. Since the model in Palladio already contains inaccuracies.
Another weak point of these approaches is the platform independence of Docker Con-
tainer. This means that even better hardware only promises an insignificant improvement
of the simulation duration. The only advantage besides the platform independence is
the possibility to run multiple simulations in parallel at the cloud.
Tejas has big flaws in the tested version. Especially since the promised multithreading
simulation was not feasible. The amount of configuration possibilities is quite compre-
hensive, but many assumptions have to be defined without getting the actual values
from the target hardware specification.
One of the most significant disadvantages is the trace-driven design, which requires the
generation of a large trace_file. Especially in the case of multithreaded applications,
many steps have to be executed manually, which unnecessarily affects the handling. The
only advantage of this is the shortened simulation time once a trace has been created.
Then changes to the target hardware can be simulated comparatively faster.
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MaxSim is based on ZSIM or is a modification with a JVM extension. MaxSim offers
a multitude of additional functions that are not relevant for this work. Thus the light
weight of the ZSIM simulator is lost.
The documentation of the configuration possibilities on the part of ZSIM is only sparsely
available.
5.4. Experiment
In order to answer the fourth research question (Q4), the approach must be tested. This
section describes the procedure of the experiment. In general, the experiment is based
on the approach described in Section 5.2.
5.4.1. Procedure
All the following steps are performed for all thread numbers (1,2,4,8 and 16 threads).
Only the calibration measurement needs to be executed only once. Because for constant
CPU configurations, the Fibonacci calculation demand does not change per time.
Step 1 – Export Palladio Project (automated)
The Palladio models created by Staude [15] are exported as ProtoCom Java SE Perfor-
mance Prototypes as described in the approach (see Section 5.2).
Step 2 – Prototype Extraction (manual)
In this step, all RMI calls have to be removed and missing variables, as well as ForkAc-
tions, have to be implemented. The expected output of this step is an eclipse java
project.
Step 3 – Setup of the CPU Simulator (automated)
The used CPU Simulator MaxSim is built and started via Docker. Depending on whether
the image already exists, this step can take up to 30 minutes.
In this step the ZSIM component is also configured so that the configured CPU corre-
sponds to the Target System CPU.
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Step 4 – Performing a Calibration Measurement (manual)
The precompiled tool (calibrationTool.jar) is executed in the simulator. For this purpose
the command ./zsim/build/release/zsim zsim/tests/calibrationTest.cfg is executed. The
result of the simulation is read from the file zsim.out, in general, the Weave simulation
time is used.
Listing 5.6 shows the result of the 4th step. 25, 707115262 s for 1.000.000.000 Fibonacci
Numbers.
Step 5 – Calibrating the Prototype (manual)
The measured values are entered into the prototype Java code. Listing 5.7 shows the
edited lines. Then an executable *.jar (Java 6 or 7) is provided.
Step 6 – Executing a Simulation (manual)
To start the simulation the command ./zsim/build/release/zsim zsim/tests/runPrototype16Core.cfg
is executed. Depending on the number of required cycles, this step can take up to several
hours.
83

Chapter 6
Evaluation
This chapter presents the results of this work, it also contains the fifth part of the research
(see Part-V Section 1.3). At the end of the chapter, the fourth research question (Q4) is
answered.
At the beginning of this chapter, Section 6.1 introduces the metric used to evaluate
the results of the simulation. And how the fourth research question can be answered.
Subsequently, the actual evaluation is carried out in Section 6.2. In the following section
the results are discussed (see Section 6.3). Finally, a section with the empirical values is
listed (see Section 6.4).
6.1. Evaluation Metrics
This section defines a metric for the evaluation of the data collected in the experiment
(Section 5.4).
The research questions (Q1 −Q3) have already been answered in the respective evalua-
tions sections of the chapters to determine the further procedure.
In order to compare the data collected in this thesis with those of [15], an identical form
is necessary. Since Staude [15] simulated 5 million transactions on the Target System,
only relative speedups can be compared.
Percentages were calculated using Equation (6.1).
(6.1) PercentageChange = b− a
a
∗ 100%
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To answer (Q4), the difference between SimuCom and reality must be greater than the
difference between MaxSim and reality. If Equation (6.2) is met, (Q4) is positive. This
means that the MaxSim approach is more accurate than SimuCom.
(6.2) ∆(realspeedup,MaxSimspeedup) ≤ ∆(realspeedup, SimuComspeedup)
6.2. Evaluation
In this section, the experiment is evaluated and the findings are used to answer the
fourth research question (Q4).
As already shown in Section 5.2.3, it is possible to connect Palladio to a CPU simulator.
This answers the first part of (Q4), the question about the possibility.
In order to answer the second part of the fourth research question, the data collected in
the experiment have to be evaluated first using the metric defined in Section 6.1.
For this purpose in Section 6.2.1 first the new Palladio projects are simulated again in
SimuCom. Im darauf folgenden Abschnitt werden die Ergebnisse des MaxSim Simulators
evaluiert (see Section 6.2.2).
6.2.1. Benchmark Results using Palladio SimuCom
This section lists the Palladio Bank benchmark created by Staude [15]. Since the
number of transactions and the Palladio version has changed, the values have been
recalculated.
#Threads 500 Transactions 1.000.000 Transactions
Duration [s] Duration [s]
(1) 8, 3512 16.607, 6075
2 4, 1737 8.305, 9576
4 2, 0984 4153, 2606
8 1, 0350 2076, 4026
16 0, 5233 1038, 5950
Table 6.1.: SimuCom: Performance Prediction
Table 6.1 has a special feature. For the one thread case, an adapted version of the other
models was used to continue using the Java prototype.
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Figure 6.1.: Palladio Analyzer SimuCom
Both Figure 6.1a and Figure 6.1b have the expected pattern. As already mentioned in
the problem definition (cf. Figure 1.2), the execution time is halved if the core number
is doubled.
6.2.2. MaxSim Simulation Results
In this section, the collected values of the MaxSim Simulator are presented and evaluated.
Table 6.2 shows the simulated values. On average, a simulation for 500 transactions
took 10 minutes. On the other hand, a simulation of one million transactions already
took around about 3 hours. The exact simulation times can be taken from the heartbeat
file. The specified value corresponds to the “Weave simulation time” from the zsim.out
file.
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#Threads 500 Transactions 1.000.000 Transactions
Duration [s] Duration [s]
1 11, 0785 135, 0646
2 10, 6660 88, 9265
4 6, 3433 63, 7140
8 5, 5420 51, 3343
16 5, 8871 45, 7820
Table 6.2.: MaxSim: Simulation Results (16 Core Hardware)
Figure 6.2a and Figure 6.2b visualizes the values of Table 6.2, for 500 and 1.000.000
transactions on the 16 Core configuration. For 500 transactions Figure 6.2a corresponds
to expectations. MaxSim has run the multithreaded simulators and detected only a
minimal speedup. For 1.000.000 transactions Figure 6.2b shows the expected results.
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Figure 6.2.: MaxSim Simulator (cf. Table 6.2)
6.2.3. Result Comparison
While comparing the simulated values between SimuCom and MaxSim, it is noticeable
that they differ considerably from each other. Unfortunately, there are no reference
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measurements on the dedicated hardware for one million transactions. Therefore, the
measurement results of Staude [15] are approximated. It has been noticed that the
measured times of Staude [15] must be a maximally 2.000 and not as mentioned five
million. Otherwise, 500 transactions would take less time than a single transaction, which
is a contradiction. The calibration shows that a transaction takes either 0.016889993 s
(success) or 0.013023533 s (fail) [15].
Since Staude [15] did not execute the same number of transactions, the non-linear
overhead causes an additional error. Accordingly, an execution of the bank benchmark
(actors) takes ∼ 16807.09 s for a thread. If this value is set against the SimuCom pre-
diction, the deviation is ∼ 0, 62%. That is not surprising since SimuCom was calibrated
this way. On the other hand, MaxSim predicts an execution time of 135, 0646 s, which
compared to the measurement of Staude [15] means a deviation of ∼ 31, 83%.
500 Transactions 1 Million Transactions
SimuCom Real MaxSim SimuCom Real MaxSim
#Thread sim. (s) exec. (s) sim. (s) sim. (s) exec. (s) sim. (s)
1 8, 3512 ∼ 8, 40 11, 0785 16607, 6075 ∼ 16807, 09 135, 0646
2 4, 1737 ∼ 3, 66 10, 6660 8305, 9576 ∼ 7316, 18 88, 9265
4 2, 0984 ∼ 1, 80 6, 3433 4153, 2606 ∼ 3606, 82 63, 7140
8 1, 0350 ∼ 0, 21 5, 5420 2076, 4026 ∼ 423, 45 51, 3343
16 0, 5233 ∼ 0, 18 5, 8871 1038, 5950 ∼ 366, 78 45, 7820
Table 6.3.: Execution Times
#Threads SimuCom Reality MaxSim ∆(r, sc) ∆(r,ms)
(simulation) (execution) (simulation) (% deviation) (% deviation)
1 1, 0000 1, 0000 1, 0000 0, 00% 0, 00%
2 1, 9995 2, 2973 1, 5188 −12, 96% −33, 88%
4 3, 9987 4, 6598 2, 1199 −14, 19% 54, 51%
8 7, 9983 7, 9381 2, 6311 0, 76% 66, 86%
16 15, 9905 9, 1646 2, 9502 74, 48% 67, 81%
Table 6.4.: Simulation Speedup Comparison
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Figure 6.3.: Speedup Comparison
Figure 6.3 clearly shows that MaxSim does not assume linear scaling for the speedup.
However, it also shows that the speedup curve deviates by far from the reality. Table 6.4
shows a ∆ of > 50% in the speedup for 4 − 16 threads. Thus the approach in this
experiment is more inaccurate than Palladios analyzer SimuCom.
Thus, the second part of the fourth research question (Q4) can only be answered
negatively. (Q4) If so, are the predictions more accurate?
It has been shown that the shape of the speedup curve is very similar to reality, only the
scaling is not correct. For 16 threads on 16 cores, the approach is more accurate than
the SimuCom approach. However, the results are less accurate for the smaller thread
numbers. Therefore, the result is inconclusive. Due to the added speedup deviations,
the MaxSim approach is not better suited for this case. The performance predictions are
generally not more accurate than with the SimuCom approach, although the simulation
time has increased.
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6.3. Discussion
This section performs a source of error analysis and discusses the identified problems.
6.3.1. Error Source – Benchmark
The experiment is not representative because too many assumptions have been made in
the Palladio-Models which influences the simulation results. For example the Palladio
models with more than one thread, don’t include the account wallets. Thus Caches no
longer play such an important role for the multi-core examples. However, this fact is
influenced by the changed load in the approach anyway.
Another problem is that the number of transactions, 500 transactions are too less for
significant multithreading analysis. Since the startup overhead eliminates big parts of
the advantages of parallelization.
6.3.2. Error Source – Hardware
The hardware used was not sufficiently analyzed and documented. Due to the missing
information, the CPU configuration created for ZSIM is not precise enough. The sim-
ulator already has shown that it’s capable to simulate Multicore benchmarks within a
mean deviation of ∼ 10%. This is proofed by a validation experiment with dedicated
hardware.
6.3.3. Error Source – Approach itself
The chosen method to create the CPU load may not be similar enough to the real load.
Besides, the simulation accuracy of the cycle accurate simulators is completely oversized.
This can be seen especially in the simulation duration.
6.4. Lessons Learned
The analyses of this work have shown that CPU simulators can predict performance at a
very detailed level. However, this requires a high degree of information as a starting
point. Palladio is not able to provide this information through a purely analytical
approach.
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Generally, CPU simulators are only used by very few engineers worldwide, so support
is hard to come by. Often these are university projects, which are no longer used after
publication. Also, the documentation leaves much to be desired in many instances. In
most cases, the functionality is described in a paper, but the necessary dependencies are
not or without a version number listed. For this reason, setting them up is extremely
time-consuming.
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Conclusion
This chapter concludes this thesis. First, Section 7.1 summarizes the content and
presents the results. In the following, an outlook in the form of future work is given (see
Section 7.2).
7.1. Summary
The foundation of this work is Palladio, which is a tool for model-driven performance
prediction. Previous performance predictions using Palladio SimuCom are quite accept-
able for single core systems and have already been used for several years. In contrast, if
multicore CPUs are simulated, the performance predictions become very inaccurate even
with only a few CPUs (74, 48% with 16 cores) (see Table 6.4). The approach presented
in this thesis can be used to simulate the projects created in Palladio using an external
multicore CPU simulator. However, the generated data showed that the new approach is
not sufficient in the current version. In the experiment, the response time to performance
prediction was simulated and the speed-up achieved for 16 threads deviated by −67, 81%.
Thus the presented approach is currently only suitable for multicore systems over 16
cores better than the Palladio SimuCom approach. For multicore systems with up to 8
cores, the SimuCom approach is more accurate.
Overview of the Research Questions
(Q1) Which CPU multi-core simulators are available?
All simulators listed in Table 3.3 are available (cf. Section 3.1).
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(Q2) What are their advantages and disadvantages?
All simulators have advantages and disadvantages, the selection of the two simulators
most suitable for this case has fallen to Tejas-Java and MaxSim.
(Q3) Is it possible to connect these simulators to Palladio?
Section 5.2.3 has shown that it is possible to connect CPU simulators with Palladio. It
was demonstrated that it is possible to generate a prototype with Palladio ProtoCom and
simulate them in MaxSim.
(Q4) If so, are the predictions more accurate?
Section 6.2 shows, that the simulation of MaxSim isn’t more accurate then the old
approach (Palladio SimuCom), in general. However, for 16 cores the deviation of the
simulation is lower.
7.2. Future Work
In order to use the approach presented in this paper, it must be verified first with various
benchmarks and dedicated hardware. Currently, several errors are mixed together.
MaxSim itself has a simulation error, which must be determined again. Additionally, the
different model transformations and abstractions also cause errors. In order to verify the
feasibility of the approach, these errors have to be determined individually. Furthermore,
the approach offers the possibility to fully automate it and embed it in Palladio.
Since a new version of TejasJava was released (date: 01.10.2018), it would be helpful
to compare it with the results of the MaxSim (cf. https://groups.google.com/forum/#!
topic/tejas_sim/D8Ai2DmPsSo).
Eventually, a live simulator would be a possible approach to integrate it into Palladio.
This would deliver the first simulation results within a few seconds. Hassani, Southern,
and Renau [64] promises only a worsening of 3.6% in accuracy. Considering the strong
reduction of the simulation time, this is a good trade-off.
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Appendix A
Simulator Build – Dockerfiles
A.1. ZSIM
Dockerfile to build the docker image, which is used to start the container. Listing A.1
shows the dockerfile for the ZSIM simulator.
Listing A.1 Docker build file for Zsim (part 1/2)
1 FROM ubuntu:14.04
2 MAINTAINER Sebastian Graef <sebastian@graef.me>
3
4 # get dependencies
5 RUN apt-get update
6 RUN apt-get install -y build-essential git-core scons gcc libelf-dev libconfig++-dev
↪→ libconfig-dev libconfig-dbg libconfig++-dbg libhdf5-dev
7 RUN apt-get clean
8
9 # to prevent issue: "gcc: error: /usr/include/asm/unistd.h"
10 RUN ln -s /usr/include/asm-generic /usr/include/asm
11
12 # install java for palladio code:
13 RUN apt-get update
14 RUN apt-get install -y software-properties-common debconf-utils
15 RUN add-apt-repository -y ppa:webupd8team/java
16 RUN apt-get update
17 RUN apt-get install -y openjdk-7-jre
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Listing A.2 Docker build file for Zsim (part 2/2)
1 # Setup Pintool
2 COPY pin-2.14-71313-gcc.4.4.7-linux.tar.gz
↪→ /usr/local/bin/pin-2.14-71313-gcc.4.4.7-linux.tar.gz
3 WORKDIR /usr/local/bin
4 RUN chmod ugo+x pin-2.14-71313-gcc.4.4.7-linux.tar.gz
5 RUN tar -xvzf pin-2.14-71313-gcc.4.4.7-linux.tar.gz
6 RUN rm /usr/local/bin/pin-2.14-71313-gcc.4.4.7-linux.tar.gz
7 RUN chmod 777 ./pin-2.14-71313-gcc.4.4.7-linux -R
8 # Environment Variable PINPATH
9 ENV PINPATH /usr/local/bin/pin-2.14-71313-gcc.4.4.7-linux
10
11 # checkout repo
12 WORKDIR /usr/local/src
13 # zsim for new hadware https://github.com/dzhang50/zsim-plusplus zsim
14 RUN git clone https://github.com/Sebastian-G/zsim.git
15 WORKDIR /usr/local/src/zsim
16 RUN git checkout linux-4.9
17
18 # Compile zsim
19 RUN scons -j16
20
21 # Launch a test run
22 # RUN ./build/opt/zsim tests/simple.cfg
23
24 # Copy Java code dummy
25 WORKDIR /usr/local/bin
26 COPY JavaDemoTest.jar /usr/local/bin/JavaDemoTest.jar
27 WORKDIR /usr/local/src/zsim
28
29 ENTRYPOINT bash
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A.2. Tejas
Dockerfiles to build the docker images, which are used to start the containers. Listing A.3,
Listing A.5 and Listing A.7 show the dockerfiles for the Tejas simulator.
Listing A.3 Docker build file for TejasJava (part 1/2)
1 FROM ubuntu:14.04
2 MAINTAINER Sebastian Graef <sebastian@graef.me>
3
4 ENV SRC_PATH=’/usr/local/src’
5 ENV BIN_PATH=’/usr/local/bin’
6
7 # install java 6
8 RUN apt-get update && apt-get install -y \
9 software-properties-common \
10 && rm -rf /var/lib/apt/lists/*
11 RUN add-apt-repository -y ppa:webupd8team/java
12 RUN apt-get update && apt-get install -y \
13 openjdk-6-jre \
14 openjdk-6-jdk \
15 && rm -rf /var/lib/apt/lists/*
16
17 # install dependencies
18 RUN apt-get update && apt-get install -y \
19 git-core \
20 g++-multilib \
21 gcc-multilib \
22 ant \
23 bison \
24 perl \
25 gawk \
26 make \
27 unzip \
28 python \
29 zlib* \
30 && rm -rf /var/lib/apt/lists/*
31
32 ENV JAVA_HOME /usr/lib/jvm/java-6-openjdk-amd64/jre
33 RUN java -version
34
35 # copy JikesRVM
36 WORKDIR $BIN_PATH
37 COPY jikesrvm-3.1.2.tar.gz $BIN_PATH/jikesrvm-3.1.2.tar.gz
38 RUN tar -xvzf jikesrvm-3.1.2.tar.gz && rm jikesrvm-3.1.2.tar.gz
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Listing A.4 Docker build file for TejasJava (part 2/2)
1 # copy tejasjava
2 COPY tejasjava_installation_kit.tar.gz $BIN_PATH/tejasjava_installation_kit.tar.gz
3 RUN tar -xvzf tejasjava_installation_kit.tar.gz && rm tejasjava_installation_kit.tar.gz
4
5 # ==> single-threaded
6 RUN cp -R tejasjava_installation_kit/rvm jikesrvm-3.1.2/rvm
7 # # ==> multi-thread
8 # RUN cp -R tejasjava_installation_kit/rvm_multithread jikesrvm-3.1.2/rvm
9
10 RUN chmod 777 $BIN_PATH/ -R
11 WORKDIR $BIN_PATH/jikesrvm-3.1.2
12 # build develop
13 RUN bin/buildit localhost development
14 WORKDIR $BIN_PATH/jikesrvm-3.1.2/dist/development_x86_64-linux
15
16 # copy test .jar
17 COPY calibrationTool_1k.jar $BIN_PATH/calibrationTool.jar
18 # generate trace_file from Main
19 RUN ./rvm -jar $BIN_PATH/calibrationTool.jar Main 2>trace_file
20
21 WORKDIR $BIN_PATH/tejasjava_installation_kit/disas
22 # Separate the instruction and memory traces
23 RUN python conv.py $BIN_PATH/jikesrvm-3.1.2/dist/development_x86_64-linux/trace_file
24
25 # Disassemble into x86 instructions
26 RUN tar -xvzf udis86-1.7.2.tar.gz
27 WORKDIR $BIN_PATH/tejasjava_installation_kit/disas/udis86-1.7.2
28 RUN ./configure
29 RUN make && make install
30 WORKDIR $BIN_PATH/tejasjava_installation_kit/disas
31 RUN g++ -std=c++11 disas.cpp -o disas.o -ludis86
32 # requires temp_file.txt at the same directory
33 RUN ./disas.o
34
35 # Merge disassembled instruction traces and memory traces
36 RUN javac conv1.java
37 # generates fin_trace.txt_0
38 RUN java conv1
39
40 # compress all traces
41 RUN gzip -c fin_trace.txt_0 >trace_file_0.gz
42 # INFO: Compressed filename should end with _x.gz.
43 # For single threaded program x should be 0 and for the multithreaded programs x is the
↪→ thread number.
44
45 #docker cp 294091bbfe05:/usr/local/bin/tejasjava_installation_kit/disas/trace_file_0.gz
↪→ /Users/sebastian/Desktop/
46
47 ENTRYPOINT bash
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Listing A.5 Docker build file for TejasJava for Multithreaded Applications (part 1/2)
1 FROM ubuntu:14.04
2 MAINTAINER Sebastian Graef <sebastian@graef.me>
3
4 ENV SRC_PATH=’/usr/local/src’
5 ENV BIN_PATH=’/usr/local/bin’
6
7 # install java 6
8 RUN apt-get update && apt-get install -y \
9 software-properties-common \
10 && rm -rf /var/lib/apt/lists/*
11 RUN add-apt-repository -y ppa:webupd8team/java
12 RUN apt-get update && apt-get install -y \
13 openjdk-6-jre \
14 openjdk-6-jdk \
15 && rm -rf /var/lib/apt/lists/*
16
17 # install dependencies
18 RUN apt-get update && apt-get install -y \
19 git-core \
20 g++-multilib \
21 gcc-multilib \
22 ant \
23 bison \
24 perl \
25 gawk \
26 make \
27 unzip \
28 python \
29 zlib* \
30 && rm -rf /var/lib/apt/lists/*
31
32 ENV JAVA_HOME /usr/lib/jvm/java-6-openjdk-amd64/jre
33 RUN java -version
34
35 # copy JikesRVM
36 WORKDIR $BIN_PATH
37 COPY jikesrvm-3.1.2.tar.gz $BIN_PATH/jikesrvm-3.1.2.tar.gz
38 RUN tar -xvzf jikesrvm-3.1.2.tar.gz && rm jikesrvm-3.1.2.tar.gz
39
40 # copy tejasjava
41 COPY tejasjava_installation_kit.tar.gz $BIN_PATH/tejasjava_installation_kit.tar.gz
42 RUN tar -xvzf tejasjava_installation_kit.tar.gz && rm tejasjava_installation_kit.tar.gz
43
44 # # ==> single-threaded
45 # RUN cp -R tejasjava_installation_kit/rvm jikesrvm-3.1.2/rvm
46 # ==> multi-thread
47 RUN cp -R tejasjava_installation_kit/rvm_multithread jikesrvm-3.1.2/rvm
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Listing A.6 Docker build file for TejasJava for Multithreaded Applications (part 2/2)
1 RUN chmod 777 $BIN_PATH/ -R
2 WORKDIR $BIN_PATH/jikesrvm-3.1.2
3 # build develop
4 RUN bin/buildit localhost development
5 WORKDIR $BIN_PATH/jikesrvm-3.1.2/dist/development_x86_64-linux
6
7 # copy test .jar
8 COPY runablePrototype_Calibrated_16Core_Java6.jar $BIN_PATH/input.jar
9
10 # # generate trace_file from SimulatorBuild
11 # RUN ./rvm -jar $BIN_PATH/input.jar SimulatorBuild 2>trace_file
12 #
13 # WORKDIR $BIN_PATH/tejasjava_installation_kit/disas
14 # # Separate the instruction and memory traces
15 # RUN python conv.py $BIN_PATH/jikesrvm-3.1.2/dist/development_x86_64-linux/trace_file
16 #
17 # # Disassemble into x86 instructions
18 # RUN tar -xvzf udis86-1.7.2.tar.gz
19 # WORKDIR $BIN_PATH/tejasjava_installation_kit/disas/udis86-1.7.2
20 # RUN ./configure
21 # RUN make && make install
22 # WORKDIR $BIN_PATH/tejasjava_installation_kit/disas
23 # RUN g++ -std=c++11 disas.cpp -o disas.o -ludis86
24 # # requires temp_file.txt at the same directory
25 # RUN ./disas.o
26 #
27 # # Merge disassembled instruction traces and memory traces
28 # RUN javac conv1.java
29 # # generates fin_trace.txt_0
30 # RUN java conv1
31 #
32 # # compress all traces
33 # RUN gzip -c fin_trace.txt_0 >trace_file_0.gz
34 # # INFO: Compressed filename should end with _x.gz.
35 # # For single threaded program x should be 0 and for the multithreaded programs x is the
↪→ thread number.
36 #
37 # #docker cp 294091bbfe05:/usr/local/bin/tejasjava_installation_kit/disas/trace_file_0.gz
↪→ /Users/sebastian/Desktop/
38 #
39 # ENTRYPOINT bash
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Listing A.7 Docker build file for Tejas Version 1.2 (part 1/2)
1 FROM ubuntu:18.04
2 MAINTAINER Sebastian Graef <sebastian@graef.me>
3
4 ENV SRC_PATH=’/usr/local/src’
5 ENV BIN_PATH=’/usr/local/bin’
6
7 # get dependencies
8 RUN apt-get update && apt-get install -y \
9 build-essential \
10 git-core \
11 openjdk-8-jdk \
12 ant \
13 make \
14 python \
15 g++ \
16 gcc \
17 zlib* \
18 && rm -rf /var/lib/apt/lists/*
19 RUN apt-get clean
20
21 # Setup Pintool
22 WORKDIR $BIN_PATH
23 COPY pin-3.7-97619-g0d0c92f4f-gcc-linux.tar.gz
↪→ $BIN_PATH/pin-3.7-97619-g0d0c92f4f-gcc-linux.tar.gz
24 # Environment Variable PINPATH
25 ENV PINPATH $BIN_PATH/pin-3.7-97619-g0d0c92f4f-gcc-linux.tar.gz
26
27 # copy TEJAS
28 COPY Tejas_1.2.tar.gz $SRC_PATH/Tejas_1.2.tar.gz
29 ENV TEJAS_TAR_BALL $SRC_PATH/Tejas_1.2.tar.gz
30 WORKDIR $SRC_PATH
31
32 COPY install.py $SRC_PATH/install.py
33 RUN chmod 777 install.py && python install.py
34
35 COPY Calibration_1k_trace_file_0.gz
↪→ $SRC_PATH/Tejas-Simulator/Tejas/scripts/trace_file_0.gz
36
37 # rm useless folder
38 RUN rm $SRC_PATH/Tejas_1.2.tar.gz && rm
↪→ $BIN_PATH/pin-3.7-97619-g0d0c92f4f-gcc-linux.tar.gz
39
40 WORKDIR $SRC_PATH/Tejas-Simulator/Tejas
41
42 # java -jar jars/tejas.jar src/simulator/config/config.xml <output-file> <trace file>
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Listing A.8 Docker build file for Tejas Version 1.2 (part 2/2)
1 # TEJAS simple test
2 WORKDIR $SRC_PATH/Tejas-Simulator/Tejas/scripts
3 #RUN ./test.sh
4
5 COPY example_config_4traces_L3.xml
↪→ $SRC_PATH/Tejas-Simulator/Tejas/example_config_4traces.xml
6
7 # NEXT STEPS!
8 # > java -jar ../jars/tejas.jar ../example_config_4traces.xml out.txt trace_file
9 # HOST terminal
10 # > docker cp <ID>:/usr/local/src/Tejas-Simulator/Tejas/scripts/out.txt
↪→ /Users/sebastian/Desktop/
11
12 ENTRYPOINT bash
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A.3. MaxSim
Dockerfile to build the docker image, which is used to start the container. Listing A.9
shows the dockerfile for the MaxSim simulator.
Listing A.9 Docker build file for MaxSim (part 1/2)
1 # escape=\
2 FROM ubuntu:14.04
3
4 MAINTAINER sebastian@graef.me
5
6 ENV SRC_PATH=’/usr/local/src’
7 ENV BIN_PATH=’/usr/local/bin’
8 ENV ARCH=’amd64’
9 ENV WORKDIR=$SRC_PATH/workdir
10 ENV JAVA=’openjdk-7’
11
12 RUN apt-get update && apt-get install -y \
13 wget \
14 sudo \
15 build-essential \
16 gcc g++ \
17 gdb \
18 git \
19 && rm -rf /var/lib/apt/lists/*
20
21 # install JAVA
22 RUN apt-get update && apt-get install -y \
23 software-properties-common debconf-utils \
24 && rm -rf /var/lib/apt/lists/*
25
26 # Add saucy sources for java 7 u25
27 RUN echo "\ndeb http://old-releases.ubuntu.com/ubuntu/ saucy main" >>
↪→ /etc/apt/sources.list
28 RUN apt-get update && apt-get install -y \
29 openjdk-7-jre-lib=7u25-2.3.12-4ubuntu3 openjdk-7-jre-headless=7u25-2.3.12-4ubuntu3
↪→ openjdk-7-jre=7u25-2.3.12-4ubuntu3 openjdk-7-jdk=7u25-2.3.12-4ubuntu3 \
30 && rm -rf /var/lib/apt/lists/*
31 ENV JAVA_HOME=/usr/lib/jvm/java-7-openjdk-amd64/
32 RUN java -version
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Listing A.10 Docker build file for MaxSim (part 2/2)
1 # install protobuf-2.6.1
2 WORKDIR $BIN_PATH
3 RUN wget https://github.com/google/protobuf/releases/download/v2.6.1/protobuf-2.6.1.tar.gz
4 RUN tar xzf protobuf-2.6.1.tar.gz
5 RUN rm protobuf-2.6.1.tar.gz
6 ENV PROTOBUFPATH=$BIN_PATH/protobuf-2.6.1
7 WORKDIR $PROTOBUFPATH
8 RUN ./configure
9 RUN make && make check && make install
10 RUN ldconfig
11 ENV PROTOBUFPATH=/usr/local/
12 # PROTOBUFPATH auto extends ’/bin/protoc’
13 RUN rm -rf protobuf-2.6.1 && protoc --version
14
15 # install McPAT_v1.0
16 ENV MCPATPATH=$BIN_PATH/mcpat
17 COPY McPAT_v1.0.tar.gz $BIN_PATH/McPAT_v1.0.tar.gz
18 WORKDIR $BIN_PATH
19 RUN tar -xvzf McPAT_v1.0.tar.gz
20 RUN rm McPAT_v1.0.tar.gz
21 WORKDIR $MCPATPATH
22 RUN apt-get update && apt-get install -y \
23 gcc-multilib \
24 g++-multilib \
25 && rm -rf /var/lib/apt/lists/*
26 RUN make
27
28 # Maxine VM dependencies
29 RUN apt-get update && apt-get install -y \
30 mercurial \
31 zsh \
32 python2.7 \
33 && rm -rf /var/lib/apt/lists/*
34
35 ENV MAXSIM_SRC=$SRC_PATH/MaxSim
36 ENV MAXINE_HOME=$MAXSIM_SRC/maxine
37 ENV GRAAL_HOME=$MAXINE_SRC/graal
38 # update ENV PATH
39 ENV PATH=$PATH:$GRAAL_HOME/mxtool/:$MAXINE_HOME/com.oracle.max.vm.native/generated/linux/
40
41 # download MaxSim
42 # RUN git clone https://github.com/beehive-lab/MaxSim $MAXSIM_SRC
43 RUN git clone https://github.com/Sebastian-G/MaxSim $MAXSIM_SRC
44 WORKDIR $MAXSIM_SRC
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Listing A.11 Docker build file for MaxSim (part 3/3)
1 # zsim dependencies
2 RUN apt-get update && apt-get install -y \
3 scons \
4 libelf-dev \
5 libconfig++-dev \
6 libconfig-dev \
7 libconfig-dbg \
8 libconfig++-dbg \
9 libhdf5-dev \
10 && rm -rf /var/lib/apt/lists/*
11 # Setup Pintool for Zsim
12 COPY pin-2.14-71313-gcc.4.4.7-linux.tar.gz $BIN_PATH/pin-2.14-71313-gcc.4.4.7-linux.tar.gz
13 WORKDIR $BIN_PATH
14 RUN chmod ugo+x pin-2.14-71313-gcc.4.4.7-linux.tar.gz
15 RUN tar -xvzf pin-2.14-71313-gcc.4.4.7-linux.tar.gz
16 RUN rm $BIN_PATH/pin-2.14-71313-gcc.4.4.7-linux.tar.gz
17 RUN chmod 777 ./pin-2.14-71313-gcc.4.4.7-linux -R
18 # Environment Variable PINPATH
19 ENV PINPATH=$BIN_PATH/pin-2.14-71313-gcc.4.4.7-linux
20
21 ENV LIBCONFIGPATH=/usr/local/lib
22 WORKDIR $MAXSIM_SRC
23
24 RUN ./scripts/buildMaxSimProduct.sh
25
26 # COPY calibrationTool_1k.jar $SRC_PATH/calibrationTool.jar
27 COPY runPrototype_16Core_1CPU.cfg $MAXSIM_SRC/zsim/tests/runPrototype16Core.cfg
28
29 COPY calibrationTest.cfg $MAXSIM_SRC/zsim/tests/calibrationTest.cfg
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A.4. Multi2Sim
Listing A.12 Docker build file for Multi2Sim
1 FROM ubuntu:14.04
2 MAINTAINER Sebastian Graef <sebastian@graef.me>
3
4 # get dependencies
5 RUN apt-get update
6 RUN apt-get install -y build-essential git-core automake autoconf libtool zlib1g-dev
↪→ lib32gcc1 gcc-multilib libgtk-3-dev
7 RUN apt-get clean
8
9 # checkout repo
10 WORKDIR /usr/local/src
11 RUN git clone https://github.com/Multi2Sim/multi2sim.git
12 WORKDIR /usr/local/src/multi2sim
13
14 # Build Multi2Sim
15 RUN libtoolize
16 RUN aclocal
17 RUN autoconf
18 RUN automake --add-missing
19 RUN ./configure
20 RUN make
21 RUN make install
22
23 # Build test
24 # m2s
25 WORKDIR /usr/local/src/multi2sim/samples/x86/example-1
26 RUN m2s test-args how are you
27
28 ENTRYPOINT bash
106
A.5. Sniper
A.5. Sniper
Listing A.13 Docker build file for Sniper (part 1/2)
1 FROM ubuntu:16.04
2 # Add i386 support for support for Pin
3 RUN dpkg --add-architecture i386
4 RUN apt-get update && apt-get install -y \
5 python \
6 screen \
7 tmux \
8 binutils \
9 libc6:i386 \
10 libncurses5:i386 \
11 libstdc++6:i386 \
12 && rm -rf /var/lib/apt/lists/*
13 # For building Sniper
14 RUN apt-get update && apt-get install -y \
15 automake \
16 build-essential \
17 curl \
18 wget \
19 libboost-dev \
20 libsqlite3-dev \
21 zlib1g-dev \
22 libbz2-dev \
23 g++-4.8 \
24 g++-4.9 \
25 && rm -rf /var/lib/apt/lists/*
26 # For building RISC-V Tools ==> not needed
27 RUN apt-get update && apt-get install -y \
28 autoconf \
29 automake \
30 autotools-dev \
31 bc \
32 bison \
33 curl \
34 device-tree-compiler \
35 flex \
36 gawk \
37 gperf \
38 libexpat-dev \
39 libgmp-dev \
107
A. Simulator Build – Dockerfiles
Listing A.14 Docker build file for Sniper (part 2/3)
1 libmpc-dev \
2 libmpfr-dev \
3 libtool \
4 libusb-1.0-0-dev \
5 patchutils \
6 pkg-config \
7 texinfo \
8 zlib1g-dev \
9 && rm -rf /var/lib/apt/lists/*
10 RUN apt-get update && apt-get install -y \
11 git \
12 && rm -rf /var/lib/apt/lists/*
13
14 # Setup Pintool
15 ENV PIN_NAME=’pin-3.5-97503-gac534ca30-gcc-linux’
16
17 COPY $PIN_NAME.tar.gz /usr/local/bin/$PIN_NAME.tar.gz
18 WORKDIR /usr/local/bin
19 RUN chmod ugo+x $PIN_NAME.tar.gz
20 RUN tar -xvzf $PIN_NAME.tar.gz
21 RUN rm /usr/local/bin/$PIN_NAME.tar.gz
22 RUN chmod 777 ./$PIN_NAME -R
23 # Environment Variable PINPATH
24 ENV PIN_HOME /usr/local/bin/$PIN_NAME
25
26 # Start Sniper installation
27 WORKDIR /usr/local/src/
28 RUN git clone http://snipersim.org/download/217c2c1a0b688705/git/sniper.git
29 ENV SNIPER_PATH=’/usr/local/src/sniper’
30 WORKDIR $SNIPER_PATH
31 RUN make
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A.6. Gem5
Dockerfile to build the docker image, which is used to start the container. Listing A.15
shows the dockerfile for the Gem5 simulator.
Listing A.15 Docker build file for Gem5
1 FROM ubuntu:16.04
2 MAINTAINER Sebastian Graef <sebastian@graef.me>
3
4 # get dependencies
5 RUN apt-get update
6 RUN apt-get install -y build-essential git-core m4 scons zlib1g zlib1g-dev
↪→ libprotobuf-dev protobuf-compiler libprotoc-dev libgoogle-perftools-dev swig
↪→ python-dev python
7 RUN apt-get clean
8
9 # checkout repo with mercurial
10 WORKDIR /usr/local/src
11 RUN git clone https://github.com/gem5/gem5.git
12
13 # build it
14 WORKDIR /usr/local/src/gem5
15 ADD build.bash /usr/local/src/gem5/build.bash
16 RUN chmod ugo+x build.bash
17 RUN ./build.bash
18
19 # Environment Variables
20 ENV gem5 /usr/local/bin/gem5.opt
21
22 ENTRYPOINT bash
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Appendix B
Conversations
B.1. Tejas
B.1.1. TejasJava – Multithreading Issues (Fr., 31. Aug. 2018, 04:16)
From: Smruti R. Sarangi <srsarangi@cse.iitd.ac.in>
Subject: Regarding Tejas Java
To: <sebastian@graef.me>, Sanjith Athlur <sanjithathlur@gmail.com>,
Sandeep Kumar <sandeep.kumar@cse.iitd.ac.in>
Hi all, we have been able to fix the issues with TejasJava (single threaded). It
is working now. The only caveat is that we need to compile the Java code on
a machine that has Java 6. Even the latest version of Jikes does not support
a newer version of Java. If you wish, we can mail a link to you.
Sandeep (CCed) is working on running multi-threaded benchmarks. There
are some issues and the code is crashing. We are looking into it.
regards –S. R. Sarangi
—————————–
Smruti Ranjan Sarangi
Associate Professor
Computer Science and Engineering
(Joint Appt. with Electrical Engineering)
Room 215, SIT Building
IIT Delhi, Hauz Khas, New Delhi-110016
Ph: +91 11 2659 7065, +91 9650622884
——————————
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B.2. MaxSim
B.2.1. MaxSim – Setup Issues (Date: Mo., 01. Oct. 2018, 14:58)
Andrey Rodchenko1:
I am sorry I am not in the university anymore since June 2017, and I can
only provide you with general directions where to find information. MaxSim
is based on ZSim and Maxine. If you have the ZSim problem, try looking for
solution and asking question on their page, likewise you can do if you have
Maxine problems.
[...]
Andrey Rodchenko:
Try to contact Christos Kotselidis2 or Foivos Zakkak, they are with the univer-
sity and they might know more about it.
[...]
Andrey Rodchenko:
Good luck with your master thesis! Christos Kotselidis also told me that
MaxSim was used on one of the Master’s courses by his colleagues, but I
don’t know the details. Please ask him.
B.2.2. MaxSim – Setup Issues (Date: Mo., 02. Oct. 2018, 13:20)
Prof. Christos Kotselidis<Christos.Kotselidis@manchester.ac.uk>:
Hi Sebastian,
Thanks for reaching out. Unfortunately, we do not have a docker image of
MaxSim. MaxSim since its based on Maxine and Zsim uses specific versions
of the two software components (stated in the github). If you are thinking of
updating one of the two, probably you will need to solve any bugs that may
come up.
Regarding the version and the dependencies stated in the github page, we
can confirm that the installation instructions work as one of our students this
summer used it during his thesis. Regarding the bugs you mention, I think
1https://www.linkedin.com/in/rodchenko/ (October 12, 2018)
2https://www.linkedin.com/in/kotselidis/ (October 12, 2018)
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they are due to incompatible library versions at the Zsim site so please check
if the versions you use are the ones expected by MaxSim.
I assume you use the scripts of MaxSim to build it right? (scripts/build-
MaxSim)
Regards
Christos
Prof. Christos Kotselidis<Christos.Kotselidis@manchester.ac.uk>:
Hi Sebastian,
I am afraid the student has left the school and I do not have his personal
email. I will try to ask around to see if someone has it. I will also try to get
someone else to give it a try.
I cc Foivos Zakkak who might sed more light to the problem.
Regards
Christos
Dr. Foivos Zakkak<foivos.zakkak@manchester.ac.uk>:
Hello Sebastian,
pollarssl is an optional dependency of zsim, so unless you really need it, it is
OK to build maxsim without it. Did you face any other issues when building
without polarssl?
Kind regards,
Foivos
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Issues
C.1. ProtoCom Issues
C.1.1. First Issue
Listing C.1 ProtoCom Issue 1 [7]
1 package org.palladiosimulator.protocom.tech.rmi.util
2 /**
3 * Defines templates for actions of both kinds: SEFF actions and user actions.
4 */
5 class PcmRMIProtoUserAction extends PcmProtoUserAction {
6 /**
7 * EntryLevelSystemCall is an user action which calls a system service from an usage
↪→ scenario.
8 */
9 dispatch override String userAction(EntryLevelSystemCall userAction) {
10 ’’’
11 try {
12 ctx.getStack().createAndPushNewStackFrame();
13 // EntryLevelSystemCall!
14 <<PcmCommons::call( userAction.operationSignature__EntryLevelSystemCall, null,
↪→ JavaNames::portMemberVar(userAction.providedRole_EntryLevelSystemCall) + ".",
↪→ userAction.inputParameterUsages_EntryLevelSystemCall, null )>>
15 } catch (java.rmi.RemoteException e) {
16 // TODO: Logger!
17 } finally {
18 ctx.getStack().removeStackFrame();
19 }
20 ’’’
21 }
22 // [...]
23 }
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Listing C.2 ProtoCom Issue Listing C.1
1 /*
2 * EntryLevelSystemCallImpl (EntryLevelSystemCall[TRANSIENT])
3 */
4 try {
5 ctx.getStack().createAndPushNewStackFrame();
6 SimulatedStackframe < Object > currentFrame = ctx.getStack().currentStackFrame();
7
8 int transactionPartition = (int) Math.ceil((double) SimulatorBuild.NUM_OF_TRANSACTIONS /
↪→ (double) SimulatorBuild.NUM_OF_CORES);
9 currentFrame.addValue("transactionPartition.VALUE", transactionPartition);
10
11 // push back to StackFrame
12 ctx.getStack().pushStackFrame(currentFrame);
13 // EntryLevelSystemCall!
14 m_portProvided_IExperimentManager.simulateTransactions0(ctx);
15 } finally {
16 ctx.getStack().removeStackFrame();
17 }
C.1.2. Second Issue
Listing C.3 ProtoCom Issue Listing C.4
1 public de.uka.ipd.sdq.simucomframework.variables.stackframe.SimulatedStackframe<Object>
↪→ iExperimentManager_simulateTransactions0(
↪→ de.uka.ipd.sdq.simucomframework.variables.StackContext ctx ) {
2 /*
3 * StartActionImpl (StartAction[TRANSIENT])
4 */
5
6 /*
7 * ForkActionImpl (ForkAction[TRANSIENT])
8 */
9
10 /*
11 * StopActionImpl (StopAction[TRANSIENT])
12 */
13 return null;
14 }
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Listing C.4 ProtoCom Issue 2 [8]
1 package org.palladiosimulator.protocom.lang.java.util
2 /**
3 * Defines templates for SEFF actions.
4 *
5 * @author Thomas Zolynski, Sebastian Lehrig
6 */
7 class PcmProtoAction extends PcmAction {
8 /**
9 * A ForkAction spawns a new thread for each defined behavior. These should be
↪→ processed asynchronously in parallel.
10 * Please note that manually spawning new threads is discouraged on certain
↪→ middlewares (like JavaEE)!
11 *
12 * TODO: Check whether ForkAction is needed.
13 */
14 dispatch override String action(ForkAction action) {
15 ’’’
16 ’’’
17 }
18 // [...]
19 }
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C.2. Simulation Errors
C.2.1. ZSIM
Listing C.5 Zsim Simulation Fail on Java 7
1 root@c216c202c7ed:/usr/local/src/zsim# java -version
2 java version "1.7.0_181"
3 OpenJDK Runtime Environment (IcedTea 2.6.14) (7u181-2.6.14-0ubuntu0.2)
4 OpenJDK 64-Bit Server VM (build 24.181-b01, mixed mode)
5 root@c216c202c7ed:/usr/local/src/zsim# ./build/opt/zsim tests/java
6 [H] Starting zsim, built Thu Aug 30 08:15:47 UTC 2018 (rev linux-4.9:91:f35b719:clean)
7 [H] Creating global segment, 1024 MBs
8 [H] Global segment shmid = 0
9 [H] Deadlock detection ON
10 [S 0] Started instance
11 [S 0] Started RR scheduler, quantum=50 phases
12 [S 0] Initialized system
13 ...
14 [S 0] Initialization complete
15 [H] Attached to global heap
16 [S 0] Started process, PID 70
17 [S 0] procMask: 0x0
18 [S 0] [0] Adjusting clocks, domain 0, de-ffwd 0
19 [S 0] vDSO info initialized
20 [S 0] Thread 0 starting
21 [S 0] Started scheduler watchdog thread
22 [S 0] Started contention simulation thread 0
23 [S 0] FF control Thread TID 75
24 [S 0] Thread 4 starting
25 [S 0] Detected possible stall due to fake leaves (1 current)
26 ...
27 [S 0] Thread 112 starting
28 ^C[H] Received interrupt
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